{"id":"https://openalex.org/W2036529413","doi":"https://doi.org/10.1145/1065910.1065930","title":"Complementing software pipelining with software thread integration","display_name":"Complementing software pipelining with software thread integration","publication_year":2005,"publication_date":"2005-06-15","ids":{"openalex":"https://openalex.org/W2036529413","doi":"https://doi.org/10.1145/1065910.1065930","mag":"2036529413"},"language":"en","primary_location":{"id":"doi:10.1145/1065910.1065930","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1065910.1065930","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026052260","display_name":"Won So","orcid":null},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Won So","raw_affiliation_strings":["North Carolina State University, Raleigh, NC","North Carolina State University, Raleigh, NC;"],"affiliations":[{"raw_affiliation_string":"North Carolina State University, Raleigh, NC","institution_ids":["https://openalex.org/I137902535"]},{"raw_affiliation_string":"North Carolina State University, Raleigh, NC;","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108368912","display_name":"Alexander G. Dean","orcid":null},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alexander G. Dean","raw_affiliation_strings":["North Carolina State University, Raleigh, NC","North Carolina State University, Raleigh, NC;"],"affiliations":[{"raw_affiliation_string":"North Carolina State University, Raleigh, NC","institution_ids":["https://openalex.org/I137902535"]},{"raw_affiliation_string":"North Carolina State University, Raleigh, NC;","institution_ids":["https://openalex.org/I137902535"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5026052260"],"corresponding_institution_ids":["https://openalex.org/I137902535"],"apc_list":null,"apc_paid":null,"fwci":1.0312,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.77763605,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"137","last_page":"146"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/software-pipelining","display_name":"Software pipelining","score":0.9347405433654785},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.902299165725708},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8642383217811584},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.694303035736084},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.625175952911377},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.5783902406692505},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5664169788360596},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.5639491081237793},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5384265184402466},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.5272927284240723},{"id":"https://openalex.org/keywords/program-optimization","display_name":"Program optimization","score":0.5149322152137756},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5070881843566895},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.4937935769557953},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.48516708612442017},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2560616731643677},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.23503568768501282},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.21115827560424805}],"concepts":[{"id":"https://openalex.org/C188854837","wikidata":"https://www.wikidata.org/wiki/Q268469","display_name":"Software pipelining","level":3,"score":0.9347405433654785},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.902299165725708},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8642383217811584},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.694303035736084},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.625175952911377},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.5783902406692505},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5664169788360596},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.5639491081237793},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5384265184402466},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.5272927284240723},{"id":"https://openalex.org/C139571649","wikidata":"https://www.wikidata.org/wiki/Q1156793","display_name":"Program optimization","level":3,"score":0.5149322152137756},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5070881843566895},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.4937935769557953},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48516708612442017},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2560616731643677},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.23503568768501282},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.21115827560424805}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1065910.1065930","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1065910.1065930","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W1504165437","https://openalex.org/W1528503275","https://openalex.org/W1568192366","https://openalex.org/W1576438821","https://openalex.org/W1692709495","https://openalex.org/W1816081266","https://openalex.org/W1817199704","https://openalex.org/W1963718362","https://openalex.org/W1971014792","https://openalex.org/W1973141977","https://openalex.org/W1990529315","https://openalex.org/W2005082107","https://openalex.org/W2034147186","https://openalex.org/W2057577013","https://openalex.org/W2076267738","https://openalex.org/W2081938726","https://openalex.org/W2100097836","https://openalex.org/W2109332769","https://openalex.org/W2125415493","https://openalex.org/W2126683438","https://openalex.org/W2129999292","https://openalex.org/W2130595308","https://openalex.org/W2130983588","https://openalex.org/W2134408405","https://openalex.org/W2135992106","https://openalex.org/W2140311411","https://openalex.org/W2142682265","https://openalex.org/W2142891960","https://openalex.org/W2144344516","https://openalex.org/W2147329716","https://openalex.org/W2149265258","https://openalex.org/W2157758640","https://openalex.org/W2158161220","https://openalex.org/W2161931362","https://openalex.org/W2172212694","https://openalex.org/W4232919122","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2097860324","https://openalex.org/W1583465708","https://openalex.org/W2166282436","https://openalex.org/W2993981457","https://openalex.org/W589891618","https://openalex.org/W2162323496","https://openalex.org/W2039534605","https://openalex.org/W2036529413","https://openalex.org/W4254762288","https://openalex.org/W1540265018"],"abstract_inverted_index":{"Software":[0,24],"pipelining":[1,40,101,114],"is":[2],"a":[3,78,134],"critical":[4],"optimization":[5],"for":[6,10,77,111],"producing":[7],"efficient":[8],"code":[9,35],"VLIW/EPIC":[11],"and":[12,55,65,70,120,129],"superscalar":[13],"processors":[14],"in":[15,36],"high-performance":[16],"embedded":[17],"applications":[18],"such":[19],"as":[20],"digital":[21,66,84],"signal":[22,67,85],"processing.":[23],"thread":[25],"integration":[26],"(STI)":[27],"can":[28],"often":[29],"improve":[30],"the":[31,89],"performance":[32],"of":[33,136],"looping":[34],"cases":[37],"where":[38],"software":[39,100,113],"performs":[41],"poorly":[42],"or":[43],"fails.":[44],"This":[45],"paper":[46],"examines":[47],"both":[48],"situations,":[49],"presenting":[50],"methods":[51,61],"to":[52,57,118,133],"determine":[53],"what":[54],"when":[56],"integrate.We":[58],"evaluate":[59],"our":[60],"on":[62],"C-language":[63],"image":[64],"processing":[68],"libraries":[69],"synthetic":[71],"loop":[72],"kernels.":[73],"We":[74],"compile":[75],"them":[76],"very":[79],"long":[80],"instruction":[81],"word":[82],"(VLIW)":[83],"processor":[86],"(DSP)":[87],"--":[88],"Texas":[90],"Instruments":[91],"(TI)":[92],"C64x":[93],"architecture.":[94],"Loops":[95,110],"which":[96,112],"benefit":[97],"little":[98],"from":[99],"(SWP-Poor)":[102],"speed":[103,122],"up":[104,123],"by":[105,124],"26%":[106],"(harmonic":[107],"mean,":[108],"HM).":[109],"fails":[115],"(SWP-Fail)":[116],"due":[117],"conditionals":[119],"calls":[121],"16%":[125],"(HM).":[126,138],"Combining":[127],"SWP-Good":[128],"SWP-Poor":[130],"loops":[131],"leads":[132],"speedup":[135],"55%":[137]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}