{"id":"https://openalex.org/W2131910889","doi":"https://doi.org/10.1145/1065579.1065819","title":"Device and architecture co-optimization for FPGA power reduction","display_name":"Device and architecture co-optimization for FPGA power reduction","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2131910889","doi":"https://doi.org/10.1145/1065579.1065819","mag":"2131910889"},"language":"en","primary_location":{"id":"doi:10.1145/1065579.1065819","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1065579.1065819","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 42nd annual conference on Design automation - DAC '05","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5104049811","display_name":"Lerong Cheng","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lerong Cheng","raw_affiliation_strings":["University of California, Los Angeles, CA","Dept. of Electr. Eng., California Univ., Los Angeles, CA, , USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, CA","institution_ids":["https://openalex.org/I161318765"]},{"raw_affiliation_string":"Dept. of Electr. Eng., California Univ., Los Angeles, CA, , USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082389166","display_name":"Phoebe Wong","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Phoebe Wong","raw_affiliation_strings":["University of California, Los Angeles, CA","Dept. of Electr. Eng., California Univ., Los Angeles, CA, , USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, CA","institution_ids":["https://openalex.org/I161318765"]},{"raw_affiliation_string":"Dept. of Electr. Eng., California Univ., Los Angeles, CA, , USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100325777","display_name":"Fei Li","orcid":"https://orcid.org/0000-0001-8627-910X"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fei Li","raw_affiliation_strings":["University of California, Los Angeles, CA","Dept. of Electr. Eng., California Univ., Los Angeles, CA, , USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, CA","institution_ids":["https://openalex.org/I161318765"]},{"raw_affiliation_string":"Dept. of Electr. Eng., California Univ., Los Angeles, CA, , USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101026950","display_name":"Yan Lin","orcid":"https://orcid.org/0009-0001-4169-6150"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yan Lin","raw_affiliation_strings":["University of California, Los Angeles, CA","Dept. of Electr. Eng., California Univ., Los Angeles, CA, , USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, CA","institution_ids":["https://openalex.org/I161318765"]},{"raw_affiliation_string":"Dept. of Electr. Eng., California Univ., Los Angeles, CA, , USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008695429","display_name":"Lei He","orcid":"https://orcid.org/0000-0002-5266-3805"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lei He","raw_affiliation_strings":["University of California, Los Angeles, CA","Dept. of Electr. Eng., California Univ., Los Angeles, CA, , USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, CA","institution_ids":["https://openalex.org/I161318765"]},{"raw_affiliation_string":"Dept. of Electr. Eng., California Univ., Los Angeles, CA, , USA","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I161318765"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"915","last_page":"915"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7916710376739502},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6590332388877869},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6340708136558533},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.546366810798645},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.545390248298645},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5054306983947754},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.46054452657699585},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.44981649518013},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.41327965259552},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3446654975414276},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.32004815340042114},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22895440459251404},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1880526840686798},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.16160649061203003},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.09901025891304016},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07136577367782593}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7916710376739502},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6590332388877869},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6340708136558533},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.546366810798645},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.545390248298645},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5054306983947754},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.46054452657699585},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.44981649518013},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.41327965259552},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3446654975414276},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.32004815340042114},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22895440459251404},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1880526840686798},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.16160649061203003},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.09901025891304016},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07136577367782593},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1065579.1065819","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1065579.1065819","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 42nd annual conference on Design automation - DAC '05","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1515491391","https://openalex.org/W1523051745","https://openalex.org/W1537594025","https://openalex.org/W1557877906","https://openalex.org/W1719300925","https://openalex.org/W2013409221","https://openalex.org/W2035004026","https://openalex.org/W2038318386","https://openalex.org/W2097521167","https://openalex.org/W2101356024","https://openalex.org/W2106655287","https://openalex.org/W2113645429","https://openalex.org/W2113764809","https://openalex.org/W2120397377","https://openalex.org/W2124021899","https://openalex.org/W2125469204","https://openalex.org/W2135987877","https://openalex.org/W2137978438","https://openalex.org/W2141248063","https://openalex.org/W2141519923","https://openalex.org/W2144915188","https://openalex.org/W2150549968","https://openalex.org/W2151731855","https://openalex.org/W2159142998"],"related_works":["https://openalex.org/W2103755335","https://openalex.org/W2095754963","https://openalex.org/W1993745446","https://openalex.org/W2109582459","https://openalex.org/W3217667592","https://openalex.org/W2152446494","https://openalex.org/W2084238511","https://openalex.org/W2136841933","https://openalex.org/W2371695302","https://openalex.org/W2017117779"],"abstract_inverted_index":{"Device":[0],"optimization":[1,39],"considering":[2,143],"supply":[3],"voltage":[4,8],"Vdd":[5,77,110],"and":[6,23,37,50,66,71,78,84,108,122,149,160,179],"threshold":[7],"Vt":[9,115],"tuning":[10],"does":[11],"not":[12],"increase":[13,135],"chip":[14,133,161],"area":[15,134,162],"but":[16,114],"has":[17,97,109],"a":[18],"great":[19],"impact":[20],"on":[21,177],"power":[22,51],"performance":[24],"in":[25],"the":[26,32,73,82,93,98,102,138,166,173],"nanometer":[27],"technology.":[28],"This":[29],"paper":[30],"studies":[31],"simultaneous":[33],"evaluation":[34,52],"of":[35,64,89,145,168],"device":[36,83,119,123,180],"architecture":[38,85,99,121,178],"for":[40,75,87,182],"FPGA.":[41],"We":[42],"first":[43,174],"develop":[44],"an":[45],"efficient":[46],"yet":[47],"accurate":[48],"timing":[49],"method,":[53],"called":[54],"trace-based":[55],"model.":[56],"By":[57],"collecting":[58],"trace":[59,74],"information":[60],"from":[61],"cycle-accurate":[62],"simulation":[63],"placed":[65],"routed":[67],"FPGA":[68,95,104,140],"benchmark":[69],"circuits":[70],"re-using":[72],"different":[76],"Vt,":[79],"we":[80],"enable":[81],"co-optimization":[86,124,153,181],"hundreds":[88],"combinations.":[90],"Compared":[91],"to":[92,137],"baseline":[94],"which":[96],"same":[100],"as":[101],"commercial":[103],"used":[105],"by":[106,112,117,129,158,163],"Xilinx,":[107],"suggested":[111],"ITRS":[113],"optimized":[116],"our":[118,152,169],"optimization,":[120],"can":[125],"reduce":[126],"energy-delay":[127,156],"product":[128,157],"20.5%":[130],"without":[131],"any":[132],"compared":[136],"conventional":[139],"architecture.":[141],"Furthermore,":[142],"power-gating":[144],"unused":[146],"logic":[147],"blocks":[148],"interconnect":[150],"switches,":[151],"method":[154],"reduces":[155],"54.7%":[159],"8.3%.":[164],"To":[165],"best":[167],"knowledge,":[170],"this":[171],"is":[172],"in-depth":[175],"study":[176],"FPGAs.":[183]},"counts_by_year":[{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-19T07:52:34.831488","created_date":"2025-10-10T00:00:00"}