{"id":"https://openalex.org/W2155076421","doi":"https://doi.org/10.1145/1065579.1065809","title":"Performance space modeling for hierarchical synthesis of analog integrated circuits","display_name":"Performance space modeling for hierarchical synthesis of analog integrated circuits","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2155076421","doi":"https://doi.org/10.1145/1065579.1065809","mag":"2155076421"},"language":"en","primary_location":{"id":"doi:10.1145/1065579.1065809","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1065579.1065809","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 42nd annual conference on Design automation - DAC '05","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029270525","display_name":"Georges Gielen","orcid":"https://orcid.org/0000-0002-4061-9428"},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Georges Gielen","raw_affiliation_strings":["Katholieke Universiteit Leuven, Leuven, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Katholieke Universiteit Leuven, Leuven, Belgium","institution_ids":["https://openalex.org/I99464096"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050441975","display_name":"Trent McConaghy","orcid":null},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Trent McConaghy","raw_affiliation_strings":["Katholieke Universiteit Leuven, Leuven, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Katholieke Universiteit Leuven, Leuven, Belgium","institution_ids":["https://openalex.org/I99464096"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046756864","display_name":"Tom Eeckelaert","orcid":null},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Tom Eeckelaert","raw_affiliation_strings":["Katholieke Universiteit Leuven, Leuven, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Katholieke Universiteit Leuven, Leuven, Belgium","institution_ids":["https://openalex.org/I99464096"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I99464096"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":52,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"881","last_page":"881"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/hierarchy","display_name":"Hierarchy","score":0.6823856830596924},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.6811543107032776},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6789408922195435},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.6244874596595764},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.49653178453445435},{"id":"https://openalex.org/keywords/emphasis","display_name":"Emphasis (telecommunications)","score":0.47241273522377014},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4502123296260834},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42310068011283875},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.39129579067230225},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.37209224700927734},{"id":"https://openalex.org/keywords/control-engineering","display_name":"Control engineering","score":0.3560446798801422},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.33876681327819824},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22400519251823425},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1992151439189911},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1099921464920044},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07513770461082458}],"concepts":[{"id":"https://openalex.org/C31170391","wikidata":"https://www.wikidata.org/wiki/Q188619","display_name":"Hierarchy","level":2,"score":0.6823856830596924},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.6811543107032776},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6789408922195435},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.6244874596595764},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.49653178453445435},{"id":"https://openalex.org/C177454536","wikidata":"https://www.wikidata.org/wiki/Q578290","display_name":"Emphasis (telecommunications)","level":2,"score":0.47241273522377014},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4502123296260834},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42310068011283875},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.39129579067230225},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37209224700927734},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.3560446798801422},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.33876681327819824},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22400519251823425},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1992151439189911},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1099921464920044},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07513770461082458},{"id":"https://openalex.org/C34447519","wikidata":"https://www.wikidata.org/wiki/Q179522","display_name":"Market economy","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1065579.1065809","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1065579.1065809","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 42nd annual conference on Design automation - DAC '05","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","score":0.5600000023841858,"display_name":"Decent work and economic growth"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":43,"referenced_works":["https://openalex.org/W48865127","https://openalex.org/W150986239","https://openalex.org/W1487329364","https://openalex.org/W1555116529","https://openalex.org/W1555778358","https://openalex.org/W1565462788","https://openalex.org/W1607104331","https://openalex.org/W1831130662","https://openalex.org/W1974504570","https://openalex.org/W1985691370","https://openalex.org/W1986873938","https://openalex.org/W1996190198","https://openalex.org/W1998571609","https://openalex.org/W2038038283","https://openalex.org/W2085399494","https://openalex.org/W2090599059","https://openalex.org/W2100882222","https://openalex.org/W2104339053","https://openalex.org/W2106334424","https://openalex.org/W2107818375","https://openalex.org/W2121112734","https://openalex.org/W2122091217","https://openalex.org/W2122156639","https://openalex.org/W2124916960","https://openalex.org/W2125741046","https://openalex.org/W2125899728","https://openalex.org/W2126589469","https://openalex.org/W2131900240","https://openalex.org/W2136848459","https://openalex.org/W2138396608","https://openalex.org/W2138908842","https://openalex.org/W2141776905","https://openalex.org/W2141964731","https://openalex.org/W2144093346","https://openalex.org/W2147059000","https://openalex.org/W2154507680","https://openalex.org/W2161359911","https://openalex.org/W2162964517","https://openalex.org/W2163626738","https://openalex.org/W2165666706","https://openalex.org/W2169028264","https://openalex.org/W2170444246","https://openalex.org/W2204738537"],"related_works":["https://openalex.org/W3042858012","https://openalex.org/W2031109708","https://openalex.org/W4327500672","https://openalex.org/W2996372837","https://openalex.org/W3173352547","https://openalex.org/W1975701649","https://openalex.org/W2545603903","https://openalex.org/W2734663060","https://openalex.org/W2102477277","https://openalex.org/W2306682566"],"abstract_inverted_index":{"Automated":[0],"analog":[1,10,17],"sizing":[2],"is":[3],"becoming":[4],"an":[5],"unavoidable":[6],"solution":[7],"for":[8,22],"increasing":[9],"design":[11,28,38],"productivity.":[12],"The":[13],"complexity":[14],"of":[15,32],"typical":[16],"SoC":[18],"subsystems":[19],"however":[20],"calls":[21],"efficient":[23],"methods":[24],"that":[25],"can":[26],"handle":[27],"hierarchy,":[29],"in":[30,48],"terms":[31],"both":[33],"performance":[34],"estimation":[35],"and":[36,44,57],"hierarchical":[37,61],"optimization":[39],"method.":[40],"This":[41],"paper":[42],"discusses":[43],"compares":[45],"recent":[46],"developments":[47],"this":[49],"area,":[50],"with":[51],"special":[52],"emphasis":[53],"on":[54,58],"automated":[55],"modeling":[56],"multi-objective":[59],"bottom-up":[60],"design.":[62]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2}],"updated_date":"2026-07-19T07:52:34.831488","created_date":"2025-10-10T00:00:00"}