{"id":"https://openalex.org/W2106448546","doi":"https://doi.org/10.1145/1065579.1065770","title":"Logic block clustering of large designs for channel-width constrained FPGAs","display_name":"Logic block clustering of large designs for channel-width constrained FPGAs","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2106448546","doi":"https://doi.org/10.1145/1065579.1065770","mag":"2106448546"},"language":"en","primary_location":{"id":"doi:10.1145/1065579.1065770","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1065579.1065770","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 42nd annual conference on Design automation  - DAC '05","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014266034","display_name":"Marvin Tom","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Marvin Tom","raw_affiliation_strings":["University of British Columbia, Vancouver, BC, Canada","Dept. of ECE, British Columbia Univ., Vancouver, BC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Dept. of ECE, British Columbia Univ., Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071113717","display_name":"Guy Lemieux","orcid":"https://orcid.org/0000-0002-7924-8695"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Guy Lemieux","raw_affiliation_strings":["University of British Columbia, Vancouver, BC, Canada","Dept. of ECE, British Columbia Univ., Vancouver, BC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Dept. of ECE, British Columbia Univ., Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":5.4514,"has_fulltext":false,"cited_by_count":35,"citation_normalized_percentile":{"value":0.95782572,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"726","last_page":"726"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7098037004470825},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.66828453540802},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.639049768447876},{"id":"https://openalex.org/keywords/cluster-analysis","display_name":"Cluster analysis","score":0.6208804845809937},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.5623522996902466},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5305671691894531},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.5186899900436401},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.46576905250549316},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.41833531856536865},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.35234713554382324},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32067400217056274},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2987852096557617},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.16196808218955994},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14493221044540405},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1359788179397583}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7098037004470825},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.66828453540802},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.639049768447876},{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.6208804845809937},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.5623522996902466},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5305671691894531},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.5186899900436401},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.46576905250549316},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.41833531856536865},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.35234713554382324},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32067400217056274},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2987852096557617},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16196808218955994},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14493221044540405},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1359788179397583},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1065579.1065770","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1065579.1065770","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 42nd annual conference on Design automation  - DAC '05","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.576.7049","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.576.7049","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.york.ac.uk/rts/docs/DAC-1964-2005/papers/2005/dac05/pdffiles/p726.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320314005","display_name":"Western Canada Research Grid","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W93453105","https://openalex.org/W124656286","https://openalex.org/W1523051745","https://openalex.org/W1583136220","https://openalex.org/W1966573088","https://openalex.org/W2029541370","https://openalex.org/W2045726766","https://openalex.org/W2095431940","https://openalex.org/W2105715355","https://openalex.org/W2116094656","https://openalex.org/W2127099598","https://openalex.org/W2151193658"],"related_works":["https://openalex.org/W2014521732","https://openalex.org/W2024574431","https://openalex.org/W3012528295","https://openalex.org/W2387100797","https://openalex.org/W1967938402","https://openalex.org/W2787072969","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2160474882","https://openalex.org/W1522517392"],"abstract_inverted_index":{"In":[0],"this":[1,40,135],"paper":[2],"we":[3,77],"present":[4],"a":[5,79,113],"system":[6],"level":[7],"technique":[8,136],"for":[9],"mapping":[10],"large,":[11],"multiple-IP-block":[12],"designs":[13],"to":[14,26,64,92,110],"channel-width":[15,95],"constrained":[16],"FPGAs.":[17],"Most":[18],"FPGA":[19],"clustering":[20,98],"tools":[21],"[2,":[22],"3,":[23],"11]":[24],"aim":[25],"reduce":[27,65],"the":[28,42,50,128,132],"amount":[29],"of":[30,108,120],"inter-cluster":[31],"connections,":[32],"hence":[33],"reducing":[34],"channel":[35,44,66,83,105],"width":[36,45,84,106],"needs.":[37],"However,":[38],"if":[39],"exceeds":[41],"FPGA's":[43],"(a":[46],"hard":[47],"constraint),":[48],"then":[49],"circuit":[51],"still":[52],"cannot":[53],"be":[54],"routed.":[55],"Previous":[56],"work":[57],"[11,":[58],"12]":[59],"depopulates":[60],"logic":[61],"clusters":[62],"(CLBs)":[63],"width.":[67],"By":[68],"depopulating":[69],"non-uniformly,":[70],"i.e.":[71],"depopulate":[72],"more":[73],"in":[74,116],"hard-to-route":[75],"regions,":[76],"show":[78,104],"graceful":[80],"trade-off":[81],"between":[82],"and":[85],"CLB":[86,101],"count.":[87],"This":[88],"makes":[89],"it":[90],"possible":[91,124],"target":[93],"specific":[94],"constraints":[96],"during":[97],"with":[99,112],"minimal":[100],"inflation.":[102],"Results":[103],"decreases":[107,119],"up":[109],"20%":[111],"5%":[114],"increase":[115],"area.":[117,130],"Further":[118],"nearly":[121],"50%":[122],"are":[123],"at":[125],"3.3":[126],"times":[127],"original":[129],"Despite":[131],"area":[133],"increase,":[134],"creates":[137],"routable":[138],"solutions":[139],"from":[140],"otherwise-unroutable":[141],"circuits.":[142]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}