{"id":"https://openalex.org/W2152513650","doi":"https://doi.org/10.1145/1065579.1065757","title":"Streamline verification process with formal property verification to meet highly compressed design cycle","display_name":"Streamline verification process with formal property verification to meet highly compressed design cycle","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2152513650","doi":"https://doi.org/10.1145/1065579.1065757","mag":"2152513650"},"language":"en","primary_location":{"id":"doi:10.1145/1065579.1065757","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1065579.1065757","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 42nd annual conference on Design automation  - DAC '05","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036136843","display_name":"Prosenjit Chatterjee","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Prosenjit Chatterjee","raw_affiliation_strings":["NVIDIA Corporation, Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"NVIDIA Corporation, Santa Clara, CA","institution_ids":["https://openalex.org/I4210127875"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5036136843"],"corresponding_institution_ids":["https://openalex.org/I4210127875"],"apc_list":null,"apc_paid":null,"fwci":0.7916,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.76024717,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"674","last_page":"674"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7228484749794006},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.6530154347419739},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5999258160591125},{"id":"https://openalex.org/keywords/property","display_name":"Property (philosophy)","score":0.5882840752601624},{"id":"https://openalex.org/keywords/formal-methods","display_name":"Formal methods","score":0.5501478910446167},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.5412648916244507},{"id":"https://openalex.org/keywords/verification","display_name":"Verification","score":0.5077394247055054},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.494340181350708},{"id":"https://openalex.org/keywords/runtime-verification","display_name":"Runtime verification","score":0.4640810489654541},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.42869138717651367},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.41288521885871887},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2812831997871399},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.05649369955062866},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.05591776967048645}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7228484749794006},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.6530154347419739},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5999258160591125},{"id":"https://openalex.org/C189950617","wikidata":"https://www.wikidata.org/wiki/Q937228","display_name":"Property (philosophy)","level":2,"score":0.5882840752601624},{"id":"https://openalex.org/C75606506","wikidata":"https://www.wikidata.org/wiki/Q1049183","display_name":"Formal methods","level":2,"score":0.5501478910446167},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.5412648916244507},{"id":"https://openalex.org/C142284323","wikidata":"https://www.wikidata.org/wiki/Q7921323","display_name":"Verification","level":5,"score":0.5077394247055054},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.494340181350708},{"id":"https://openalex.org/C202973057","wikidata":"https://www.wikidata.org/wiki/Q7380130","display_name":"Runtime verification","level":3,"score":0.4640810489654541},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.42869138717651367},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.41288521885871887},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2812831997871399},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.05649369955062866},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.05591776967048645},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1065579.1065757","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1065579.1065757","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 42nd annual conference on Design automation  - DAC '05","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.69.3315","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.69.3315","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://videos.dac.com/42nd/papers/41_3.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2361881307","https://openalex.org/W2392047570","https://openalex.org/W4205300843","https://openalex.org/W2035244079","https://openalex.org/W3036403349","https://openalex.org/W3120172095","https://openalex.org/W2929969821","https://openalex.org/W2350806125","https://openalex.org/W4301348901","https://openalex.org/W3155012083"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"I":[3],"describe":[4],"a":[5],"methodology":[6],"and":[7],"tool":[8],"flow":[9],"for":[10],"using":[11],"formal":[12],"verification":[13,18],"effectively":[14],"to":[15],"reduce":[16],"the":[17],"burden":[19],"in":[20],"large":[21],"custom":[22],"ASIC":[23],"designs.":[24]},"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}