{"id":"https://openalex.org/W2143930978","doi":"https://doi.org/10.1145/1065579.1065748","title":"Template-driven parasitic-aware optimization of analog integrated circuit layouts","display_name":"Template-driven parasitic-aware optimization of analog integrated circuit layouts","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2143930978","doi":"https://doi.org/10.1145/1065579.1065748","mag":"2143930978"},"language":"en","primary_location":{"id":"doi:10.1145/1065579.1065748","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1065579.1065748","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 42nd annual conference on Design automation  - DAC '05","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085486359","display_name":"Sambuddha Bhattacharya","orcid":null},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sambuddha Bhattacharya","raw_affiliation_strings":["University of Washington, Seattle, WA","[Dept. of Electr. Eng., Washington Univ., Seattle, WA, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Washington, Seattle, WA","institution_ids":["https://openalex.org/I201448701"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Washington Univ., Seattle, WA, USA]","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109570245","display_name":"Nuttorn Jangkrajarng","orcid":null},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nuttorn Jangkrajarng","raw_affiliation_strings":["University of Washington, Seattle, WA","[Dept. of Electr. Eng., Washington Univ., Seattle, WA, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Washington, Seattle, WA","institution_ids":["https://openalex.org/I201448701"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Washington Univ., Seattle, WA, USA]","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064882460","display_name":"C-J. Richard Shi","orcid":null},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C-J. Richard Shi","raw_affiliation_strings":["University of Washington, Seattle, WA","[Dept. of Electr. Eng., Washington Univ., Seattle, WA, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Washington, Seattle, WA","institution_ids":["https://openalex.org/I201448701"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Washington Univ., Seattle, WA, USA]","institution_ids":["https://openalex.org/I201448701"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I201448701"],"apc_list":null,"apc_paid":null,"fwci":1.8176,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.86318802,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"644","last_page":"644"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.9512358903884888},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.678177535533905},{"id":"https://openalex.org/keywords/design-layout-record","display_name":"Design layout record","score":0.6335417628288269},{"id":"https://openalex.org/keywords/ic-layout-editor","display_name":"IC layout editor","score":0.5971135497093201},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.5831096768379211},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.5757070779800415},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.5337843298912048},{"id":"https://openalex.org/keywords/retargeting","display_name":"Retargeting","score":0.4828929901123047},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.46726909279823303},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.4357061982154846},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4143863916397095},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4084198474884033},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.2427562177181244},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2141067087650299},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.19642052054405212},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1580428183078766},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09900397062301636}],"concepts":[{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.9512358903884888},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.678177535533905},{"id":"https://openalex.org/C179145894","wikidata":"https://www.wikidata.org/wiki/Q5264353","display_name":"Design layout record","level":5,"score":0.6335417628288269},{"id":"https://openalex.org/C5546195","wikidata":"https://www.wikidata.org/wiki/Q5969842","display_name":"IC layout editor","level":5,"score":0.5971135497093201},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5831096768379211},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.5757070779800415},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.5337843298912048},{"id":"https://openalex.org/C2780575108","wikidata":"https://www.wikidata.org/wiki/Q7316652","display_name":"Retargeting","level":2,"score":0.4828929901123047},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.46726909279823303},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.4357061982154846},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4143863916397095},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4084198474884033},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.2427562177181244},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2141067087650299},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.19642052054405212},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1580428183078766},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09900397062301636},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1065579.1065748","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1065579.1065748","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 42nd annual conference on Design automation  - DAC '05","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.512.4897","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.512.4897","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.york.ac.uk/rts/docs/DAC-1964-2005/papers/2005/dac05/pdffiles/p644.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6100000143051147,"display_name":"Reduced inequalities","id":"https://metadata.un.org/sdg/10"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1566916904","https://openalex.org/W1588289809","https://openalex.org/W2100776169","https://openalex.org/W2108477391","https://openalex.org/W2148922432"],"related_works":["https://openalex.org/W2091329789","https://openalex.org/W2123992435","https://openalex.org/W1605062719","https://openalex.org/W2376028644","https://openalex.org/W2044122268","https://openalex.org/W1993861866","https://openalex.org/W1565715208","https://openalex.org/W4244378213","https://openalex.org/W1964352816","https://openalex.org/W2102933388"],"abstract_inverted_index":{"Layout":[0],"parasitics":[1],"have":[2],"great":[3],"impact":[4],"on":[5,33,53],"analog":[6,22],"circuit":[7,30,65],"performance.":[8],"This":[9],"paper":[10],"presents":[11],"an":[12],"algorithm":[13,58],"for":[14],"explicit":[15],"parasitic":[16,55],"control":[17],"during":[18,67],"layout":[19,34,50],"retargeting":[20],"of":[21],"integrated":[23],"circuits.":[24],"In":[25],"order":[26],"to":[27,48,62],"ensure":[28,63],"desired":[29,64],"performance,":[31],"bounds":[32],"parasitics'":[35],"magnitudes":[36],"are":[37,43],"determined":[38],"first.":[39],"Then,":[40],"graph":[41],"techniques":[42],"coupled":[44],"with":[45],"mathematical":[46],"programming":[47],"constrain":[49],"geometry":[51],"based":[52],"these":[54],"bounds.":[56],"The":[57],"has":[59],"been":[60],"demonstrated":[61],"performance":[66,71],"technology":[68],"migration":[69],"and":[70],"specification":[72],"changes.":[73]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2016,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}