{"id":"https://openalex.org/W2155853824","doi":"https://doi.org/10.1145/1065579.1065733","title":"Faster and better global placement by a new transportation algorithm","display_name":"Faster and better global placement by a new transportation algorithm","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2155853824","doi":"https://doi.org/10.1145/1065579.1065733","mag":"2155853824"},"language":"en","primary_location":{"id":"doi:10.1145/1065579.1065733","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1065579.1065733","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 42nd annual conference on Design automation  - DAC '05","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018201885","display_name":"Ulrich Brenner","orcid":null},"institutions":[{"id":"https://openalex.org/I135140700","display_name":"University of Bonn","ror":"https://ror.org/041nas322","country_code":"DE","type":"education","lineage":["https://openalex.org/I135140700"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Ulrich Brenner","raw_affiliation_strings":["University of Bonn, Bonn, Germany"],"affiliations":[{"raw_affiliation_string":"University of Bonn, Bonn, Germany","institution_ids":["https://openalex.org/I135140700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079398358","display_name":"Markus Struzyna","orcid":null},"institutions":[{"id":"https://openalex.org/I135140700","display_name":"University of Bonn","ror":"https://ror.org/041nas322","country_code":"DE","type":"education","lineage":["https://openalex.org/I135140700"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Markus Struzyna","raw_affiliation_strings":["University of Bonn, Bonn, Germany"],"affiliations":[{"raw_affiliation_string":"University of Bonn, Bonn, Germany","institution_ids":["https://openalex.org/I135140700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5018201885"],"corresponding_institution_ids":["https://openalex.org/I135140700"],"apc_list":null,"apc_paid":null,"fwci":5.3354,"has_fulltext":false,"cited_by_count":38,"citation_normalized_percentile":{"value":0.95811994,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"591","last_page":"591"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.8050142526626587},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6997693777084351},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6920045018196106},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.659234881401062},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5986350774765015},{"id":"https://openalex.org/keywords/disjoint-sets","display_name":"Disjoint sets","score":0.5627501010894775},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.4980127811431885},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.44763973355293274},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.43207767605781555},{"id":"https://openalex.org/keywords/quadratic-equation","display_name":"Quadratic equation","score":0.4182104766368866},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4048537015914917},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.3615639805793762},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.35472989082336426},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13778433203697205},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.12869611382484436},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09879925847053528}],"concepts":[{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.8050142526626587},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6997693777084351},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6920045018196106},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.659234881401062},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5986350774765015},{"id":"https://openalex.org/C45340560","wikidata":"https://www.wikidata.org/wiki/Q215382","display_name":"Disjoint sets","level":2,"score":0.5627501010894775},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4980127811431885},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.44763973355293274},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.43207767605781555},{"id":"https://openalex.org/C129844170","wikidata":"https://www.wikidata.org/wiki/Q41299","display_name":"Quadratic equation","level":2,"score":0.4182104766368866},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4048537015914917},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.3615639805793762},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.35472989082336426},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13778433203697205},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.12869611382484436},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09879925847053528},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1065579.1065733","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1065579.1065733","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 42nd annual conference on Design automation  - DAC '05","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5799999833106995}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1557310162","https://openalex.org/W1607353855","https://openalex.org/W1981341140","https://openalex.org/W1982113699","https://openalex.org/W1984283136","https://openalex.org/W1984954427","https://openalex.org/W1985901118","https://openalex.org/W1996746141","https://openalex.org/W2007249115","https://openalex.org/W2024392966","https://openalex.org/W2032145219","https://openalex.org/W2048796234","https://openalex.org/W2085001969","https://openalex.org/W2098851424","https://openalex.org/W2100197617","https://openalex.org/W2102502584","https://openalex.org/W2119248453","https://openalex.org/W2120266641","https://openalex.org/W2142356348","https://openalex.org/W2156036190","https://openalex.org/W2163961680"],"related_works":["https://openalex.org/W2156550631","https://openalex.org/W2155675690","https://openalex.org/W2185927297","https://openalex.org/W2036121598","https://openalex.org/W1563562883","https://openalex.org/W2030852227","https://openalex.org/W2111591643","https://openalex.org/W3151104204","https://openalex.org/W2391887037","https://openalex.org/W2163932442"],"abstract_inverted_index":{"We":[0,77],"present":[1],"BonnPlace,":[2],"a":[3,59,82],"new":[4,60],"VLSI":[5],"placement":[6,45,118],"algorithm":[7,61,80],"that":[8,43,66,102],"combines":[9],"the":[10,22,28,35,44,63,71,75,114],"advantages":[11],"of":[12,55,84,92,98,109,116],"analytical":[13],"and":[14,33,95],"partitioning-based":[15],"placers.":[16],"Based":[17],"on":[18,81],"(non-disjoint)":[19],"placements":[20],"minimizing":[21],"total":[23],"quadratic":[24],"netlength,":[25],"we":[26,111],"partition":[27],"chip":[29],"area":[30],"into":[31],"regions":[32],"assign":[34],"circuits":[36],"to":[37,68,74,89],"them":[38],"(meeting":[39],"capacity":[40],"constraints)":[41],"such":[42],"is":[46,58],"changed":[47],"as":[48,50],"little":[49],"possible.":[51],"The":[52],"core":[53],"routine":[54],"our":[56,79],"placer":[57],"for":[62],"Transportation":[64],"Problem":[65],"allows":[67],"compute":[69],"efficiently":[70],"circuit":[72],"assignments":[73],"regions.":[76],"test":[78],"set":[83],"industrial":[85],"designs":[86],"with":[87],"up":[88],"3.6":[90],"millions":[91],"movable":[93],"objects":[94],"two":[96],"sets":[97],"artificial":[99],"benchmarks":[100],"showing":[101],"it":[103],"produces":[104],"excellent":[105],"results.":[106],"In":[107],"terms":[108],"wirelength,":[110],"can":[112],"improve":[113],"results":[115],"leading-edge":[117],"tools":[119],"by":[120],"about":[121],"5%.":[122]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}