{"id":"https://openalex.org/W2150110803","doi":"https://doi.org/10.1145/1065579.1065706","title":"Designing logic circuits for probabilistic computation in the presence of noise","display_name":"Designing logic circuits for probabilistic computation in the presence of noise","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2150110803","doi":"https://doi.org/10.1145/1065579.1065706","mag":"2150110803"},"language":"en","primary_location":{"id":"doi:10.1145/1065579.1065706","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1065579.1065706","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 42nd annual conference on Design automation  - DAC '05","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084404179","display_name":"Kundan Nepal","orcid":"https://orcid.org/0000-0002-4215-3393"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"K. Nepal","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047635410","display_name":"R. Iris Bahar","orcid":"https://orcid.org/0000-0001-6927-8527"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R. I. Bahar","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005220729","display_name":"Joseph L. Mundy","orcid":"https://orcid.org/0000-0002-6534-2736"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J. Mundy","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048547757","display_name":"William R. Patterson","orcid":"https://orcid.org/0000-0003-4407-3861"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"W. R. Patterson","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5056010209","display_name":"A. Zaslavsky","orcid":"https://orcid.org/0000-0002-5240-0271"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Zaslavsky","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":8.7223,"has_fulltext":false,"cited_by_count":80,"citation_normalized_percentile":{"value":0.9798754,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"485","last_page":"485"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6390051245689392},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.625510036945343},{"id":"https://openalex.org/keywords/probabilistic-logic","display_name":"Probabilistic logic","score":0.5898171663284302},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5596917271614075},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5227956175804138},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5137137174606323},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.430378794670105},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4183044731616974},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.41209179162979126},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3530639410018921},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2954796254634857},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.28287243843078613},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21336838603019714},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.187300443649292},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.14459863305091858}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6390051245689392},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.625510036945343},{"id":"https://openalex.org/C49937458","wikidata":"https://www.wikidata.org/wiki/Q2599292","display_name":"Probabilistic logic","level":2,"score":0.5898171663284302},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5596917271614075},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5227956175804138},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5137137174606323},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.430378794670105},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4183044731616974},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.41209179162979126},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3530639410018921},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2954796254634857},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.28287243843078613},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21336838603019714},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.187300443649292},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.14459863305091858},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1065579.1065706","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1065579.1065706","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 42nd annual conference on Design automation  - DAC '05","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.90.7826","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.90.7826","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.lems.brown.edu/cad/irispapers/dac05.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1492266060","https://openalex.org/W1507028917","https://openalex.org/W1520053542","https://openalex.org/W1879281873","https://openalex.org/W1991133427","https://openalex.org/W1998339504","https://openalex.org/W2029967745","https://openalex.org/W2079699561","https://openalex.org/W2113145298","https://openalex.org/W2114220616","https://openalex.org/W2117858425","https://openalex.org/W2118608821","https://openalex.org/W2123838014","https://openalex.org/W2132740152","https://openalex.org/W2144986633","https://openalex.org/W2166329620","https://openalex.org/W2166481560"],"related_works":["https://openalex.org/W2290310756","https://openalex.org/W2063994266","https://openalex.org/W2774773774","https://openalex.org/W2164005033","https://openalex.org/W2167525841","https://openalex.org/W2018740733","https://openalex.org/W2501578203","https://openalex.org/W1900707063","https://openalex.org/W2886135960","https://openalex.org/W2170979950"],"abstract_inverted_index":{"As":[0],"Si":[1],"CMOS":[2,186],"devices":[3,24,145],"are":[4,15,167],"scaled":[5],"down":[6],"into":[7],"the":[8,36,69,76,83,88,103,106,125,136,155,221,260],"nanoscale":[9,51],"regime,":[10],"current":[11],"computer":[12,52],"architecture":[13],"approaches":[14],"reaching":[16],"their":[17],"practical":[18],"limits.":[19],"Future":[20],"nano-architectures":[21],"will":[22],"confront":[23],"and":[25,68,121,129,192,195,214,225],"interconnections":[26],"with":[27],"a":[28,245,256],"large":[29],"number":[30],"of":[31,78,90,100,157,244,259],"inherent":[32],"defects,":[33],"which":[34],"motivates":[35],"search":[37],"for":[38,50,124,205,210],"new":[39],"architectural":[40],"paradigms.":[41],"In":[42,164,199],"this":[43,200],"paper,":[44,201],"we":[45,166,202,226],"examine":[46],"probabilistic-based":[47],"design":[48],"methodologies":[49],"architectures":[53],"based":[54],"on":[55,87,135],"Markov":[56],"random":[57],"fields":[58],"(MRF).":[59],"The":[60,94,237],"MRF":[61,107,162,238],"approach":[62],"can":[63,109,151,252],"express":[64],"arbitrary":[65],"logic":[66,70,84,108,212],"circuits":[67,171,209,218],"operation":[71,122],"is":[72],"achieved":[73,153],"by":[74,154],"maximizing":[75],"probability":[77],"correct":[79],"state":[80,158],"configurations":[81],"in":[82,112,169],"network":[85],"depending":[86],"interaction":[89],"neighboring":[91],"circuit":[92,119],"nodes.":[93],"computation":[95,251],"proceeds":[96],"via":[97],"probabilistic":[98,207,250],"propagation":[99,156],"states":[101],"through":[102],"circuit.":[104],"Crucially,":[105],"be":[110,152,253],"implemented":[111,254],"modified":[113],"CMOS-based":[114,170],"circuitry":[115],"that":[116,139,172],"trades":[117],"off":[118],"area":[120],"speed":[123],"crucial":[126],"fault":[127],"tolerance":[128],"noise":[130,230],"immunity.":[131],"This":[132],"paper":[133],"builds":[134],"recent":[137],"demonstration":[138],"significant":[140],"immunity":[141,231],"to":[142,190,241],"faulty":[143],"individual":[144],"or":[146],"dynamically":[147],"occurring":[148],"signal":[149],"errors":[150],"probabilities":[159],"over":[160],"an":[161],"network.":[163],"particular,":[165],"interested":[168],"work":[173],"reliably":[174],"at":[175,233],"very":[176,234],"low":[177,235],"supply":[178],"voltages":[179],"(VDD":[180],"=":[181],"0.1\u20130.2":[182],"V),":[183],"where":[184,247],"standard":[185],"would":[187],"fail":[188],"due":[189],"thermal":[191],"crosstalk":[193],"noise,":[194],"transistor":[196],"threshold":[197],"variation.":[198],"present":[203],"results":[204],"simulated":[206],"test":[208],"elementary":[211],"components":[213],"well":[215],"as":[216,255],"small":[217],"taken":[219],"from":[220],"MCNC91":[222],"benchmark":[223],"suite":[224],"show":[227],"greatly":[228],"improved":[229],"operating":[232],"VDD.":[236],"framework":[239],"extends":[240],"all":[242],"levels":[243],"design,":[246],"formally":[248],"optimum":[249],"natural":[257],"element":[258],"processing":[261],"structure.":[262]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":8},{"year":2012,"cited_by_count":4}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}