{"id":"https://openalex.org/W2163899785","doi":"https://doi.org/10.1145/1065579.1065628","title":"Navigating registers in placement for clock network minimization","display_name":"Navigating registers in placement for clock network minimization","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2163899785","doi":"https://doi.org/10.1145/1065579.1065628","mag":"2163899785"},"language":"en","primary_location":{"id":"doi:10.1145/1065579.1065628","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1065579.1065628","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 42nd annual conference on Design automation - DAC '05","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064414649","display_name":"Yongqiang Lu","orcid":"https://orcid.org/0000-0001-6812-3216"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yongqiang Lu","raw_affiliation_strings":["Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111946180","display_name":"C. N. Sze","orcid":null},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. N. Sze","raw_affiliation_strings":["Texas A&M University, College Station, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas A&M University, College Station, TX","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111768666","display_name":"Xianlong Hong","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xianlong Hong","raw_affiliation_strings":["Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101929509","display_name":"Qiang Zhou","orcid":"https://orcid.org/0000-0003-1348-8861"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qiang Zhou","raw_affiliation_strings":["Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100894724","display_name":"Yici Cai","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yici Cai","raw_affiliation_strings":["Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063287185","display_name":"Liang Huang","orcid":"https://orcid.org/0000-0003-3233-4446"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Liang Huang","raw_affiliation_strings":["Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103246390","display_name":"Jiang Hu","orcid":"https://orcid.org/0000-0003-1157-7799"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiang Hu","raw_affiliation_strings":["Texas A&M University, College Station, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas A&M University, College Station, TX","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":42,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"176","last_page":"176"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.825637936592102},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.8068692684173584},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.7027904391288757},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.6891331672668457},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6504251956939697},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5982674956321716},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.5946218371391296},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.5744364857673645},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.5567411184310913},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.5286807417869568},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.524546205997467},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.49088913202285767},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.47762101888656616},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.4603990614414215},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.45958107709884644},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.4213123321533203},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4171731770038605},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.28035807609558105},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.2434978187084198},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.22620537877082825},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.17820674180984497},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15339428186416626}],"concepts":[{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.825637936592102},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.8068692684173584},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.7027904391288757},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.6891331672668457},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6504251956939697},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5982674956321716},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.5946218371391296},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.5744364857673645},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.5567411184310913},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.5286807417869568},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.524546205997467},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.49088913202285767},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.47762101888656616},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.4603990614414215},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.45958107709884644},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.4213123321533203},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4171731770038605},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28035807609558105},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.2434978187084198},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.22620537877082825},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.17820674180984497},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15339428186416626},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1065579.1065628","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1065579.1065628","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 42nd annual conference on Design automation - DAC '05","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1511469799","https://openalex.org/W1782592379","https://openalex.org/W1976661117","https://openalex.org/W1980746862","https://openalex.org/W1983206124","https://openalex.org/W1984954427","https://openalex.org/W2079836299","https://openalex.org/W2097828116","https://openalex.org/W2113775750","https://openalex.org/W2116021187","https://openalex.org/W2128237591","https://openalex.org/W2130630409","https://openalex.org/W2136768070","https://openalex.org/W2152486274","https://openalex.org/W2161455936","https://openalex.org/W2163263638","https://openalex.org/W2163961680"],"related_works":["https://openalex.org/W4247180033","https://openalex.org/W2088914741","https://openalex.org/W2559451387","https://openalex.org/W2144282137","https://openalex.org/W2803012234","https://openalex.org/W2617666058","https://openalex.org/W2127892766","https://openalex.org/W2165139624","https://openalex.org/W2199871724","https://openalex.org/W2090213929"],"abstract_inverted_index":{"The":[0],"progress":[1],"of":[2,29,108],"VLSI":[3],"technology":[4],"is":[5],"facing":[6],"two":[7],"limiting":[8],"factors:":[9],"power":[10,21,24],"and":[11,32,50,86,116,129,137],"variation.":[12],"Minimizing":[13],"clock":[14,30,41,48,74,83,149],"network":[15,42,75,84],"size":[16,76],"can":[17,147],"lead":[18],"to":[19,36,66],"reduced":[20],"consumption,":[22],"less":[23,27,34],"supply":[25],"noise,":[26],"number":[28],"buffers":[31],"therefore":[33],"vulnerability":[35],"variations.":[37],"Previous":[38],"works":[39],"on":[40,47,160],"minimization":[43,85],"are":[44,53],"mostly":[45],"focused":[46],"routing":[49],"the":[51,57,80,92],"improvements":[52],"often":[54],"limited":[55],"by":[56,152],"input":[58],"register":[59,104,119],"placement.":[60,140],"In":[61],"this":[62],"work,":[63],"we":[64,90],"propose":[65],"navigate":[67],"registers":[68],"in":[69,95,133],"cell":[70],"placement":[71,88,98],"for":[72,111,125],"further":[73],"reduction.":[77],"To":[78],"solve":[79],"conflict":[81],"between":[82],"traditional":[87],"goals,":[89],"suggest":[91],"following":[93],"techniques":[94,123],"a":[96],"quadratic":[97],"framework:":[99],"(1)":[100],"Manhattan":[101],"ring":[102],"based":[103],"guidance;":[105],"(2)":[106],"center":[107],"gravity":[109],"constraints":[110],"registers;":[112],"(3)":[113],"pseudo":[114],"pin":[115],"net;":[117],"(4)":[118],"cluster":[120],"contraction.":[121],"These":[122],"work":[124],"both":[126,134],"zero":[127],"skew":[128,131],"prescribed":[130],"designs":[132],"wirelength":[135,151,163],"driven":[136,139],"timing":[138],"Experimental":[141],"results":[142],"show":[143],"that":[144],"our":[145],"method":[146],"reduce":[148],"net":[150,162],"16%~33%":[153],"with":[154,165],"no":[155],"more":[156],"than":[157],"0.5%":[158],"increase":[159],"signal":[161],"compared":[164],"conventional":[166],"approaches.":[167]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":5}],"updated_date":"2026-07-19T07:52:34.831488","created_date":"2025-10-10T00:00:00"}