{"id":"https://openalex.org/W2148429253","doi":"https://doi.org/10.1145/1065579.1065627","title":"Partitioning-based approach to fast on-chip decap budgeting and minimization","display_name":"Partitioning-based approach to fast on-chip decap budgeting and minimization","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2148429253","doi":"https://doi.org/10.1145/1065579.1065627","mag":"2148429253"},"language":"en","primary_location":{"id":"doi:10.1145/1065579.1065627","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1065579.1065627","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 42nd annual conference on Design automation  - DAC '05","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100455146","display_name":"Hang Li","orcid":"https://orcid.org/0000-0002-8486-6631"},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hang Li","raw_affiliation_strings":["University of California, Riverside, CA"],"affiliations":[{"raw_affiliation_string":"University of California, Riverside, CA","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108121313","display_name":"Zhenyu Qi","orcid":"https://orcid.org/0009-0003-1195-3771"},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhenyu Qi","raw_affiliation_strings":["University of California, Riverside, CA"],"affiliations":[{"raw_affiliation_string":"University of California, Riverside, CA","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058844682","display_name":"Sheldon X.-D. Tan","orcid":"https://orcid.org/0000-0003-2119-6869"},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sheldon X.-D. Tan","raw_affiliation_strings":["University of California, Riverside, CA"],"affiliations":[{"raw_affiliation_string":"University of California, Riverside, CA","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072183122","display_name":"Lifeng Wu","orcid":"https://orcid.org/0000-0002-1210-5411"},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lifeng Wu","raw_affiliation_strings":["Cadence Design Systems Inc., San Jose, CA"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems Inc., San Jose, CA","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100894724","display_name":"Yici Cai","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yici Cai","raw_affiliation_strings":["Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111768666","display_name":"Xianlong Hong","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xianlong Hong","raw_affiliation_strings":["Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5100455146"],"corresponding_institution_ids":["https://openalex.org/I103635307"],"apc_list":null,"apc_paid":null,"fwci":10.1572,"has_fulltext":false,"cited_by_count":50,"citation_normalized_percentile":{"value":0.98453095,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"170","last_page":"170"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6317826509475708},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5821637511253357},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.5693376064300537},{"id":"https://openalex.org/keywords/decoupling","display_name":"Decoupling (probability)","score":0.5190916061401367},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.49817442893981934},{"id":"https://openalex.org/keywords/conjugate-gradient-method","display_name":"Conjugate gradient method","score":0.4610632359981537},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.44336411356925964},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4252839982509613},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.41577309370040894},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3484097719192505},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.34215348958969116},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.33728861808776855},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16932258009910583},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15765410661697388},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1425083577632904}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6317826509475708},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5821637511253357},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.5693376064300537},{"id":"https://openalex.org/C205606062","wikidata":"https://www.wikidata.org/wiki/Q5249645","display_name":"Decoupling (probability)","level":2,"score":0.5190916061401367},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.49817442893981934},{"id":"https://openalex.org/C81184566","wikidata":"https://www.wikidata.org/wiki/Q1191895","display_name":"Conjugate gradient method","level":2,"score":0.4610632359981537},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.44336411356925964},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4252839982509613},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.41577309370040894},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3484097719192505},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.34215348958969116},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.33728861808776855},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16932258009910583},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15765410661697388},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1425083577632904},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1065579.1065627","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1065579.1065627","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 42nd annual conference on Design automation  - DAC '05","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.134.5886","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.134.5886","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ee.ucr.edu/~stan/papers/dac05_decap.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1598246754","https://openalex.org/W1912832051","https://openalex.org/W1959849065","https://openalex.org/W1969705595","https://openalex.org/W2078174680","https://openalex.org/W2097913753","https://openalex.org/W2120970098","https://openalex.org/W2124089733","https://openalex.org/W2130464226","https://openalex.org/W2134452158","https://openalex.org/W2147126729","https://openalex.org/W2159884881"],"related_works":["https://openalex.org/W1967627035","https://openalex.org/W4294734199","https://openalex.org/W1509211761","https://openalex.org/W1828865688","https://openalex.org/W2391299576","https://openalex.org/W2319467001","https://openalex.org/W3159760751","https://openalex.org/W1869243490","https://openalex.org/W2057796638","https://openalex.org/W1497408648"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,34,107,152],"fast":[4,67],"decoupling":[5],"capacitance":[6],"(decap)":[7],"allocation":[8,139],"and":[9,18,112,151],"budgeting":[10],"algorithm":[11,129],"for":[12,66,90],"both":[13],"early":[14],"stage":[15,20],"decap":[16,21,91,138],"estimation":[17],"later":[19],"minimization":[22],"in":[23,85,168],"today's":[24],"VLSI":[25],"physical":[26],"design.":[27],"The":[28],"new":[29,44,57,166],"method":[30,65,89,140,167],"is":[31,76],"based":[32],"on":[33,172],"sensitivity-based":[35],"conjugate":[36,87],"gradient":[37,88],"(CG)":[38],"approach.":[39],"But":[40],"it":[41],"adopts":[42],"several":[43],"techniques,":[45],"which":[46],"significantly":[47],"improve":[48],"the":[49,52,56,60,80,104,118,127,136,165,173],"efficiency":[50],"of":[51,96,109,120],"optimization":[53],"process.":[54],"First,":[55],"approach":[58],"applies":[59],"time-domain":[61],"merged":[62],"adjoint":[63],"network":[64],"sensitivity":[68],"calculation.":[69],"Second,":[70],"an":[71,98,170],"efficient":[72],"search":[73,83],"step":[74],"scheme":[75],"proposed":[77,128],"to":[78],"replace":[79],"timeconsuming":[81],"line":[82],"phase":[84],"conventional":[86],"budget":[92,149],"optimization.":[93],"Third,":[94],"instead":[95],"optimizing":[97],"entire":[99],"large":[100],"circuit,":[101],"we":[102],"partition":[103],"circuit":[105,155],"into":[106],"number":[108],"smaller":[110],"sub-circuits":[111],"optimize":[113],"them":[114],"separately":[115],"by":[116],"exploiting":[117],"locality":[119],"adding":[121],"decaps.":[122],"Experimental":[123],"results":[124],"show":[125],"that":[126],"achieves":[130],"at":[131],"least":[132],"10X":[133],"speed-up":[134],"over":[135],"fastest":[137],"reported":[141],"so":[142],"far":[143],"with":[144,156],"similar":[145],"or":[146],"even":[147],"better":[148],"quality":[150],"power":[153],"grid":[154],"about":[157],"one":[158],"million":[159],"nodes":[160],"can":[161],"be":[162],"optimized":[163],"using":[164],"half":[169],"hour":[171],"latest":[174],"Linux":[175],"workstations.":[176]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}