{"id":"https://openalex.org/W2120134802","doi":"https://doi.org/10.1145/1065579.1065599","title":"Systematic development of analog circuit structural macromodels through behavioral model decoupling","display_name":"Systematic development of analog circuit structural macromodels through behavioral model decoupling","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2120134802","doi":"https://doi.org/10.1145/1065579.1065599","mag":"2120134802"},"language":"en","primary_location":{"id":"doi:10.1145/1065579.1065599","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1065579.1065599","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 42nd annual conference on Design automation  - DAC '05","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111773703","display_name":"Ying Rao Wei","orcid":null},"institutions":[{"id":"https://openalex.org/I1327163397","display_name":"State University of New York","ror":"https://ror.org/01q1z8k08","country_code":"US","type":"education","lineage":["https://openalex.org/I1327163397"]},{"id":"https://openalex.org/I59553526","display_name":"Stony Brook University","ror":"https://ror.org/05qghxh33","country_code":"US","type":"education","lineage":["https://openalex.org/I59553526"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ying Wei","raw_affiliation_strings":["Stony Brook University, Stony Brook, NY","Dept. of Electr. & Comput. Eng., State Univ. of New York Stony Brook, NY, USA"],"affiliations":[{"raw_affiliation_string":"Stony Brook University, Stony Brook, NY","institution_ids":["https://openalex.org/I59553526"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., State Univ. of New York Stony Brook, NY, USA","institution_ids":["https://openalex.org/I1327163397"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080972445","display_name":"Alex Doboli","orcid":"https://orcid.org/0000-0003-2472-4014"},"institutions":[{"id":"https://openalex.org/I1327163397","display_name":"State University of New York","ror":"https://ror.org/01q1z8k08","country_code":"US","type":"education","lineage":["https://openalex.org/I1327163397"]},{"id":"https://openalex.org/I59553526","display_name":"Stony Brook University","ror":"https://ror.org/05qghxh33","country_code":"US","type":"education","lineage":["https://openalex.org/I59553526"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alex Doboli","raw_affiliation_strings":["Stony Brook University, Stony Brook, NY","Dept. of Electr. & Comput. Eng., State Univ. of New York Stony Brook, NY, USA"],"affiliations":[{"raw_affiliation_string":"Stony Brook University, Stony Brook, NY","institution_ids":["https://openalex.org/I59553526"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., State Univ. of New York Stony Brook, NY, USA","institution_ids":["https://openalex.org/I1327163397"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5111773703"],"corresponding_institution_ids":["https://openalex.org/I1327163397","https://openalex.org/I59553526"],"apc_list":null,"apc_paid":null,"fwci":3.9125,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.93533014,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"57","last_page":"57"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.7732949256896973},{"id":"https://openalex.org/keywords/behavioral-modeling","display_name":"Behavioral modeling","score":0.7477028369903564},{"id":"https://openalex.org/keywords/decoupling","display_name":"Decoupling (probability)","score":0.6940242648124695},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.6619999408721924},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6314613819122314},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5175803899765015},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4721161127090454},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.39862796664237976},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3669600784778595},{"id":"https://openalex.org/keywords/control-engineering","display_name":"Control engineering","score":0.2795587480068207},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2630133628845215},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1590193510055542},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13783308863639832},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1262810230255127},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.10997945070266724}],"concepts":[{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.7732949256896973},{"id":"https://openalex.org/C78639753","wikidata":"https://www.wikidata.org/wiki/Q3318160","display_name":"Behavioral modeling","level":2,"score":0.7477028369903564},{"id":"https://openalex.org/C205606062","wikidata":"https://www.wikidata.org/wiki/Q5249645","display_name":"Decoupling (probability)","level":2,"score":0.6940242648124695},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.6619999408721924},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6314613819122314},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5175803899765015},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4721161127090454},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.39862796664237976},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3669600784778595},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.2795587480068207},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2630133628845215},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1590193510055542},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13783308863639832},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1262810230255127},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.10997945070266724},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1065579.1065599","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1065579.1065599","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 42nd annual conference on Design automation  - DAC '05","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4699999988079071}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1538127492","https://openalex.org/W1566916904","https://openalex.org/W1895871666","https://openalex.org/W2001598892","https://openalex.org/W2035457996","https://openalex.org/W2096074228","https://openalex.org/W2104187735","https://openalex.org/W2108969605","https://openalex.org/W2125465935","https://openalex.org/W2133428059","https://openalex.org/W2141776905","https://openalex.org/W2148785438","https://openalex.org/W2161359911"],"related_works":["https://openalex.org/W2499505660","https://openalex.org/W2106008509","https://openalex.org/W272196929","https://openalex.org/W2031988291","https://openalex.org/W2118617323","https://openalex.org/W2167327848","https://openalex.org/W2544824520","https://openalex.org/W79361312","https://openalex.org/W2120134802","https://openalex.org/W4249015575"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,12],"systematic":[4],"methodology":[5],"to":[6,34],"create":[7],"customized":[8],"structural":[9,36],"macromodels":[10],"for":[11,41],"specific":[13],"analog":[14],"circuit.":[15],"The":[16,50],"novel":[17],"contributions":[18],"of":[19,24],"the":[20,25],"method":[21],"include":[22],"definition":[23],"building":[26],"block":[27],"behavioral":[28],"concept":[29],"and":[30,44,59],"two":[31],"original":[32],"algorithms":[33],"generate":[35],"models.":[37],"Experiments":[38],"are":[39,54],"offered":[40],"two-stage":[42],"opamp":[43],"operational":[45],"transconductor":[46],"amplifier":[47],"(OTA)":[48],"circuits.":[49],"automatically":[51],"produced":[52],"models":[53],"accurate,":[55],"offer":[56],"design":[57],"insight,":[58],"require":[60],"low":[61],"modeling":[62],"effort.":[63]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}