{"id":"https://openalex.org/W2164068437","doi":"https://doi.org/10.1145/1065579.1065589","title":"Energy-effcient physically tagged caches for embedded processors with virtual memory","display_name":"Energy-effcient physically tagged caches for embedded processors with virtual memory","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2164068437","doi":"https://doi.org/10.1145/1065579.1065589","mag":"2164068437"},"language":"en","primary_location":{"id":"doi:10.1145/1065579.1065589","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1065579.1065589","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 42nd annual conference on Design automation  - DAC '05","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055465444","display_name":"\u041f. \u041f. \u041f\u0435\u0442\u0440\u043e\u0432","orcid":"https://orcid.org/0000-0001-5551-4963"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peter Petrov","raw_affiliation_strings":["ECE Dept., Maryland Univ. at Coll. Park, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ECE Dept., Maryland Univ. at Coll. Park, USA","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025153049","display_name":"Daniel J. Tracy","orcid":null},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daniel Tracy","raw_affiliation_strings":["University of california at San Diego"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of california at San Diego","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006811625","display_name":"Alex Orailo\u011flu","orcid":"https://orcid.org/0000-0002-6104-3923"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alex Orailoglu","raw_affiliation_strings":["University of california at San Diego"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of california at San Diego","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5281,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.71103327,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"17","last_page":"17"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8541284799575806},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.6225989460945129},{"id":"https://openalex.org/keywords/virtual-memory","display_name":"Virtual memory","score":0.550035297870636},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5409390330314636},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5154538750648499},{"id":"https://openalex.org/keywords/working-set","display_name":"Working set","score":0.49769046902656555},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.4769938588142395},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.4757682681083679},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4725453853607178},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.46765607595443726},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4014616012573242},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3457808792591095},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34109002351760864},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.24577364325523376},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.20767241716384888},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08307889103889465}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8541284799575806},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.6225989460945129},{"id":"https://openalex.org/C76399640","wikidata":"https://www.wikidata.org/wiki/Q189401","display_name":"Virtual memory","level":4,"score":0.550035297870636},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5409390330314636},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5154538750648499},{"id":"https://openalex.org/C88196245","wikidata":"https://www.wikidata.org/wiki/Q8034984","display_name":"Working set","level":2,"score":0.49769046902656555},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.4769938588142395},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.4757682681083679},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4725453853607178},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.46765607595443726},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4014616012573242},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3457808792591095},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34109002351760864},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.24577364325523376},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.20767241716384888},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08307889103889465}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1065579.1065589","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1065579.1065589","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 42nd annual conference on Design automation  - DAC '05","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8799999952316284}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W72785707","https://openalex.org/W1479994833","https://openalex.org/W1974232202","https://openalex.org/W2101069312","https://openalex.org/W2104225326","https://openalex.org/W2117285153","https://openalex.org/W2124535706","https://openalex.org/W2129664225","https://openalex.org/W2136748042","https://openalex.org/W2138351227","https://openalex.org/W3034699553"],"related_works":["https://openalex.org/W1554378476","https://openalex.org/W4243333834","https://openalex.org/W2552325249","https://openalex.org/W310629987","https://openalex.org/W4291128458","https://openalex.org/W4249130715","https://openalex.org/W982760573","https://openalex.org/W4312264564","https://openalex.org/W2062140197","https://openalex.org/W266629765"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3],"present":[4],"a":[5],"low-power":[6],"tag":[7,25,37,59,94,100,188],"organization":[8],"for":[9,29,41,183],"physically":[10],"tagged":[11],"caches":[12],"in":[13,71,88,135,145],"embedded":[14],"processors":[15],"with":[16,44],"virtual":[17,152],"memory":[18,113,129,161,170],"support.":[19],"An":[20,190],"exceedingly":[21],"small":[22],"subset":[23,56],"of":[24,57,76,111,141,186,193,199],"bits":[26,38],"is":[27,65,86,101,156,180],"identified":[28],"each":[30],"application":[31],"hot-spot":[32],"so":[33],"that":[34,124],"only":[35,173],"these":[36],"are":[39,125],"used":[40],"cache":[42],"access":[43],"no":[45],"performance":[46],"sacrifice":[47],"as":[48],"they":[49],"provide":[50],"complete":[51],"address":[52,74],"resolution.":[53],"The":[54,98,172],"minimal":[55],"physical":[58,73,112,154,165],"bits,":[60],"i.e.":[61],"the":[62,69,72,77,82,92,104,108,117,128,132,142,146,149,168,178,181,187,197,200],"compressed":[63,93,99,143],"tag,":[64],"dynamically":[66],"updated":[67,102],"following":[68],"changes":[70],"space":[75],"application.":[78,118],"Special":[79],"support":[80,175,182],"from":[81],"operating":[83],"system":[84],"(OS)":[85],"introduced":[87],"order":[89,136],"to":[90,106,116,137],"maintain":[91],"during":[95],"program":[96],"execution.":[97],"by":[103],"OS":[105],"match":[107],"current":[109],"set":[110,192],"pages":[114,166],"allocated":[115],"We":[119],"have":[120],"proposed":[121,201],"efficient":[122],"algorithms":[123],"incorporated":[126],"within":[127,177],"allocator":[130],"and":[131,153,163],"dynamic":[133,139],"linker":[134],"achieve":[138],"update":[140],"tags":[144],"cases":[147,159],"where":[148],"mapping":[150],"between":[151],"addresses":[155],"modified;":[157],"such":[158],"include":[160],"allocation/deallocation":[162],"swapping":[164],"on":[167],"secondary":[169],"storage.":[171],"hardware":[174],"needed":[176],"l/D-caches":[179],"disabling":[184],"bitlines":[185],"arrays.":[189],"extensive":[191],"experimental":[194],"results":[195],"demonstrates":[196],"efficacy":[198],"approach.":[202]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}