{"id":"https://openalex.org/W2125114475","doi":"https://doi.org/10.1145/1062261.1062319","title":"An efficient wakeup design for energy reduction in high-performance superscalar processors","display_name":"An efficient wakeup design for energy reduction in high-performance superscalar processors","publication_year":2005,"publication_date":"2005-05-04","ids":{"openalex":"https://openalex.org/W2125114475","doi":"https://doi.org/10.1145/1062261.1062319","mag":"2125114475"},"language":"en","primary_location":{"id":"doi:10.1145/1062261.1062319","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1062261.1062319","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2nd conference on Computing frontiers","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035232092","display_name":"Kuo-Su Hsiao","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kuo-Su Hsiao","raw_affiliation_strings":["National Cheng Kung University, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Cheng Kung University, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111582905","display_name":"Chung\u2010Ho Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chung-Ho Chen","raw_affiliation_strings":["National Cheng Kung University, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Cheng Kung University, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.5842,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.84392706,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"353","last_page":"360"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7533624172210693},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6271306872367859},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.6064119338989258},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.549344539642334},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5483605861663818},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5312799215316772},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.49999094009399414},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.4491890072822571},{"id":"https://openalex.org/keywords/superscalar","display_name":"Superscalar","score":0.4455752372741699},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.4234815537929535},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41280198097229004},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39745208621025085},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.3632241487503052},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09604519605636597},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09139832854270935},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.0844481885433197}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7533624172210693},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6271306872367859},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.6064119338989258},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.549344539642334},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5483605861663818},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5312799215316772},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.49999094009399414},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.4491890072822571},{"id":"https://openalex.org/C147101560","wikidata":"https://www.wikidata.org/wiki/Q1045706","display_name":"Superscalar","level":2,"score":0.4455752372741699},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.4234815537929535},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41280198097229004},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39745208621025085},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.3632241487503052},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09604519605636597},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09139832854270935},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0844481885433197},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1062261.1062319","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1062261.1062319","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2nd conference on Computing frontiers","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.586.7548","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.586.7548","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://caslab.ee.ncku.edu.tw/research/publications/CASLab_2005_CNF_01.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W118432253","https://openalex.org/W1584321010","https://openalex.org/W2032094184","https://openalex.org/W2102727118","https://openalex.org/W2117285153","https://openalex.org/W2119160224","https://openalex.org/W2121539621","https://openalex.org/W2123413169","https://openalex.org/W2130124967","https://openalex.org/W2131556574","https://openalex.org/W2134197365","https://openalex.org/W2143032080","https://openalex.org/W2155470191","https://openalex.org/W2156174665","https://openalex.org/W2156263417","https://openalex.org/W2156476900","https://openalex.org/W2161864047","https://openalex.org/W2171825402"],"related_works":["https://openalex.org/W1723173438","https://openalex.org/W2104999577","https://openalex.org/W1977768014","https://openalex.org/W1552354207","https://openalex.org/W1655457155","https://openalex.org/W2023330569","https://openalex.org/W4402700145","https://openalex.org/W2166907479","https://openalex.org/W2743270023","https://openalex.org/W53095191"],"abstract_inverted_index":{"In":[0,23,170],"modern":[1],"superscalar":[2,207],"processors,":[3],"the":[4,10,14,19,30,37,41,47,53,71,92,101,104,119,123,128,132,140,148,158,165,172,181,186,197,200,209,213,217,226],"complex":[5,25],"instruction":[6,66],"scheduler":[7,49],"could":[8],"form":[9],"critical":[11],"path":[12],"of":[13,32,46,52,103,127,139,178,193,196,199,216,235],"pipeline":[15],"stages":[16],"and":[17,43,73,106,131,135,162,190],"limit":[18],"clock":[20],"cycle":[21],"time.":[22],"addition,":[24],"scheduling":[26],"logic":[27,220],"results":[28,145],"in":[29,180],"formation":[31],"a":[33,60,84,233,240],"hot":[34],"spot":[35],"on":[36],"processor":[38],"chip.":[39],"Consequently,":[40],"latency":[42,137,183,198],"power":[44,74,134,152,214],"consumption":[45,153,215],"dynamic":[48],"are":[50,110,116],"two":[51],"most":[54],"crucial":[55],"design":[56,86,97,121,150,161,174,189,211],"issues":[57,75],"when":[58],"developing":[59],"high-performance":[61],"microprocessor.":[62],"We":[63],"propose":[64],"an":[65,176,191,205],"wakeup":[67,182,219],"scheme":[68,130],"that":[69,87,100,147],"remedies":[70],"speed":[72],"faced":[76],"with":[77,239],"conventional":[78,187,218],"designs.":[79],"This":[80,95],"is":[81,98],"achieved":[82],"by":[83,154,221,232],"new":[85],"separates":[88],"RAM":[89,108,142,167,202],"cells":[90],"from":[91],"match":[93],"circuits.":[94],"separated":[96],"such":[99],"advantages":[102,138],"CAM":[105,129],"bit-map":[107,141,166,201],"schemes":[109],"retained,":[111],"while":[112,223],"their":[113],"respective":[114],"disadvantages":[115],"eliminated.":[117],"Specifically,":[118],"proposed":[120,149,173,210],"retains":[122],"moderate":[124,241],"area":[125,242],"advantage":[126],"low":[133,136],"schemeThe":[143],"experimental":[144],"show":[146],"saves":[151],"80%":[155],"compared":[156,184],"to":[157,164,185],"traditional":[159],"CAM-based":[160,188],"18%":[163],"design,":[168],"respectively.":[169],"speed,":[171],"reduces":[175,212],"average":[177,192],"77%":[179],"33%":[194],"reduction":[195],"design.":[203],"For":[204],"8-issue":[206],"processor,":[208],"80%,":[222],"simultaneously":[224],"increasing":[225],"Instruction":[227],"Count":[228],"per":[229],"nano-second":[230],"(IPns)":[231],"factor":[234],"approximately":[236],"2.5":[237],"times":[238],"cost":[243]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}