{"id":"https://openalex.org/W2045110768","doi":"https://doi.org/10.1145/1061267.1061271","title":"IATAC: a smart predictor to turn-off L2 cache lines","display_name":"IATAC: a smart predictor to turn-off L2 cache lines","publication_year":2005,"publication_date":"2005-03-01","ids":{"openalex":"https://openalex.org/W2045110768","doi":"https://doi.org/10.1145/1061267.1061271","mag":"2045110768"},"language":"en","primary_location":{"id":"doi:10.1145/1061267.1061271","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1061267.1061271","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1061267.1061271","source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://dl.acm.org/doi/pdf/10.1145/1061267.1061271","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020861175","display_name":"Jaume Abella","orcid":"https://orcid.org/0000-0001-7951-4028"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Jaume Abella","raw_affiliation_strings":["Universitat Polit\u00e8cnica de Catalunya-Barcelona, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Universitat Polit\u00e8cnica de Catalunya-Barcelona, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100733331","display_name":"Antonio Gonz\u00e1lez","orcid":"https://orcid.org/0000-0002-0009-0996"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Antonio Gonz\u00e1lez","raw_affiliation_strings":["Intel Barcelona Research Center, Intel Labs-UPC, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Intel Barcelona Research Center, Intel Labs-UPC, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046613695","display_name":"Xavier Vera","orcid":null},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Xavier Vera","raw_affiliation_strings":["Intel Barcelona Research Center, Intel Labs-UPC, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Intel Barcelona Research Center, Intel Labs-UPC, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027001025","display_name":"Michael O\u2019Boyle","orcid":"https://orcid.org/0000-0003-1619-5052"},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Michael F. P. O'Boyle","raw_affiliation_strings":["University of Edinburgh, Edinburgh, UK"],"affiliations":[{"raw_affiliation_string":"University of Edinburgh, Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5020861175"],"corresponding_institution_ids":["https://openalex.org/I9617848"],"apc_list":null,"apc_paid":null,"fwci":3.0937,"has_fulltext":false,"cited_by_count":97,"citation_normalized_percentile":{"value":0.9119898,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":"2","issue":"1","first_page":"55","last_page":"77"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.9116641879081726},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7935300469398499},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.6939681768417358},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.6805248260498047},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.6042906045913696},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.587883710861206},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.5610525012016296},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.556017279624939},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.5459226369857788},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5105246305465698},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.49473878741264343},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4611504375934601},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.4494481086730957},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.442646861076355},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10423269867897034}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.9116641879081726},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7935300469398499},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.6939681768417358},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.6805248260498047},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.6042906045913696},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.587883710861206},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.5610525012016296},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.556017279624939},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.5459226369857788},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5105246305465698},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.49473878741264343},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4611504375934601},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.4494481086730957},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.442646861076355},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10423269867897034},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1061267.1061271","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1061267.1061271","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1061267.1061271","source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1145/1061267.1061271","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1061267.1061271","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1061267.1061271","source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2045110768.pdf","grobid_xml":"https://content.openalex.org/works/W2045110768.grobid-xml"},"referenced_works_count":41,"referenced_works":["https://openalex.org/W851609088","https://openalex.org/W1968597908","https://openalex.org/W1970454100","https://openalex.org/W2028283779","https://openalex.org/W2032094184","https://openalex.org/W2034919323","https://openalex.org/W2036579931","https://openalex.org/W2077471685","https://openalex.org/W2101308451","https://openalex.org/W2102727118","https://openalex.org/W2103555549","https://openalex.org/W2105892416","https://openalex.org/W2110999128","https://openalex.org/W2112505501","https://openalex.org/W2123488428","https://openalex.org/W2126357937","https://openalex.org/W2127859298","https://openalex.org/W2130261923","https://openalex.org/W2131054871","https://openalex.org/W2131550330","https://openalex.org/W2135885084","https://openalex.org/W2136463809","https://openalex.org/W2145148378","https://openalex.org/W2149009819","https://openalex.org/W2149368334","https://openalex.org/W2149982950","https://openalex.org/W2153099552","https://openalex.org/W2154702295","https://openalex.org/W2157275977","https://openalex.org/W2158273350","https://openalex.org/W2159173126","https://openalex.org/W2164109024","https://openalex.org/W2167540744","https://openalex.org/W2170806963","https://openalex.org/W2174102096","https://openalex.org/W4231070018","https://openalex.org/W4236318606","https://openalex.org/W4248310916","https://openalex.org/W4251070938","https://openalex.org/W4252859291","https://openalex.org/W4253202538"],"related_works":["https://openalex.org/W2133489088","https://openalex.org/W2363769136","https://openalex.org/W2114386333","https://openalex.org/W2126408955","https://openalex.org/W2539712666","https://openalex.org/W2148571123","https://openalex.org/W2396934146","https://openalex.org/W2369103246","https://openalex.org/W2734782074","https://openalex.org/W2115222420"],"abstract_inverted_index":{"As":[0],"technology":[1],"evolves,":[2],"power":[3,20,26,30],"dissipation":[4,21],"increases":[5],"and":[6,12,27,94],"cooling":[7],"systems":[8],"become":[9,40],"more":[10],"complex":[11],"expensive.":[13],"There":[14],"are":[15,85],"two":[16],"main":[17,97],"sources":[18],"of":[19,81,87,99,161,176],"in":[22,43,91],"a":[23,62,96,113,171],"processor:":[24],"dynamic":[25],"leakage.":[28],"Dynamic":[29],"has":[31],"been":[32],"the":[33,53,82,88,92,127,131,162],"most":[34,54,80],"significant":[35,42,55],"factor,":[36],"but":[37],"leakage":[38,49,69,120],"will":[39,50],"increasingly":[41],"future.":[44],"It":[45],"is":[46,70,140],"predicted":[47],"that":[48,149],"shortly":[51],"be":[52,144],"cost":[56],"as":[57],"it":[58],"grows":[59],"at":[60],"about":[61],"5\u00d7":[63],"rate":[64],"per":[65,110],"generation.":[66],"Thus,":[67],"reducing":[68],"essential":[71],"for":[72,102,121],"future":[73,103],"processor":[74],"design.":[75],"Since":[76],"large":[77],"caches":[78],"occupy":[79],"area,":[83],"they":[84],"one":[86],"leakiest":[89],"structures":[90],"chip":[93],"hence,":[95],"source":[98],"energy":[100],"consumption":[101],"processors.This":[104],"paper":[105],"introduces":[106],"IATAC":[107,124,157],"(inter-access":[108],"time":[109],"access":[111],"count),":[112],"new":[114],"hardware":[115],"technique":[116],"to":[117,130,143],"reduce":[118],"cache":[119,128,136,163,168],"L2":[122,167],"caches.":[123],"dynamically":[125],"adapts":[126],"size":[129],"program":[132],"requirements":[133],"turning":[134],"off":[135,159],"lines":[137,164],"whose":[138],"content":[139],"not":[141],"likely":[142],"reused.":[145],"Our":[146],"evaluation":[147],"shows":[148],"this":[150],"approach":[151],"outperforms":[152],"all":[153],"previous":[154],"state-of-the-art":[155],"techniques.":[156],"turns":[158],"65%":[160],"across":[165],"different":[166],"configurations":[169],"with":[170],"very":[172],"small":[173],"performance":[174],"degradation":[175],"around":[177],"2%.":[178]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":7},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":8},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":7},{"year":2013,"cited_by_count":17},{"year":2012,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}