{"id":"https://openalex.org/W2078421471","doi":"https://doi.org/10.1145/1059876.1059878","title":"Synthesis of skewed logic circuits","display_name":"Synthesis of skewed logic circuits","publication_year":2005,"publication_date":"2005-04-01","ids":{"openalex":"https://openalex.org/W2078421471","doi":"https://doi.org/10.1145/1059876.1059878","mag":"2078421471"},"language":"en","primary_location":{"id":"doi:10.1145/1059876.1059878","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1059876.1059878","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108484594","display_name":"Aiqun Cao","orcid":null},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]},{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["CH","US"],"is_corresponding":true,"raw_author_name":"Aiqun Cao","raw_affiliation_strings":["Synopsys, Inc., Mountain View, CA","Synopsys, Inc. Mountain View, CA#TAB#"],"affiliations":[{"raw_affiliation_string":"Synopsys, Inc., Mountain View, CA","institution_ids":["https://openalex.org/I4210088951"]},{"raw_affiliation_string":"Synopsys, Inc. Mountain View, CA#TAB#","institution_ids":["https://openalex.org/I1335490905"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066002757","display_name":"Naran Sirisantana","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Naran Sirisantana","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR","Intel Corporation, Hillsboro, OR#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110204557","display_name":"Cheng\u2010Kok Koh","orcid":null},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Cheng-Kok Koh","raw_affiliation_strings":["Purdue University, West Lafayette, IN"],"affiliations":[{"raw_affiliation_string":"Purdue University, West Lafayette, IN","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031161187","display_name":"Kaushik Roy","orcid":"https://orcid.org/0009-0002-3375-2877"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kaushik Roy","raw_affiliation_strings":["Purdue University, West Lafayette, IN"],"affiliations":[{"raw_affiliation_string":"Purdue University, West Lafayette, IN","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5108484594"],"corresponding_institution_ids":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"],"apc_list":null,"apc_paid":null,"fwci":0.3628,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.66390366,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"10","issue":"2","first_page":"205","last_page":"228"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9092000126838684,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9092000126838684,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.01730000041425228,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.013000000268220901,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.6923487186431885},{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.6565412878990173},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6390669345855713},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.6358133554458618},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.6182041168212891},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5951076745986938},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5297385454177856},{"id":"https://openalex.org/keywords/diode\u2013transistor-logic","display_name":"Diode\u2013transistor logic","score":0.5279209613800049},{"id":"https://openalex.org/keywords/dynamic-logic","display_name":"Dynamic logic (digital electronics)","score":0.48735982179641724},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.47677212953567505},{"id":"https://openalex.org/keywords/resistor\u2013transistor-logic","display_name":"Resistor\u2013transistor logic","score":0.4619261622428894},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.41166001558303833},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.38605618476867676},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.37744924426078796},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34291934967041016},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11769676208496094},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.080720454454422},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.06354096531867981}],"concepts":[{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.6923487186431885},{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.6565412878990173},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6390669345855713},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.6358133554458618},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.6182041168212891},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5951076745986938},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5297385454177856},{"id":"https://openalex.org/C118759142","wikidata":"https://www.wikidata.org/wiki/Q173475","display_name":"Diode\u2013transistor logic","level":5,"score":0.5279209613800049},{"id":"https://openalex.org/C2777796570","wikidata":"https://www.wikidata.org/wiki/Q2351326","display_name":"Dynamic logic (digital electronics)","level":4,"score":0.48735982179641724},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.47677212953567505},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.4619261622428894},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41166001558303833},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.38605618476867676},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.37744924426078796},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34291934967041016},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11769676208496094},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.080720454454422},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.06354096531867981},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1059876.1059878","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1059876.1059878","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.151.2051","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.151.2051","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://dynamo.ecn.purdue.edu/~chengkok/papers/2005/p205-cao.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8100000023841858,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1494464739","https://openalex.org/W1505910485","https://openalex.org/W1511688816","https://openalex.org/W1894566516","https://openalex.org/W1979587941","https://openalex.org/W1983881446","https://openalex.org/W2025555754","https://openalex.org/W2037924734","https://openalex.org/W2062902020","https://openalex.org/W2108971405","https://openalex.org/W2113386515","https://openalex.org/W2130804120","https://openalex.org/W2145606027","https://openalex.org/W2149966501","https://openalex.org/W2150090234","https://openalex.org/W2163932687","https://openalex.org/W2166278197","https://openalex.org/W2600578627","https://openalex.org/W2914931491","https://openalex.org/W6630623413"],"related_works":["https://openalex.org/W2534190481","https://openalex.org/W1894566516","https://openalex.org/W2993752723","https://openalex.org/W4388759188","https://openalex.org/W1495073259","https://openalex.org/W2118487491","https://openalex.org/W2158157809","https://openalex.org/W2991771859","https://openalex.org/W2155174752","https://openalex.org/W2127151832"],"abstract_inverted_index":{"Skewed":[0,11],"logic":[1,12,22,46,54,63,69,72,85,107,123,128,132,162,166],"circuits":[2,13,23,129,163,167],"belong":[3],"to":[4,18,33,60,82,87,120,145],"a":[5,75,83,101,139],"noise-tolerant":[6],"high-performance":[7],"static":[8,42],"circuit":[9,86],"family.":[10],"can":[14,49,79],"achieve":[15,146],"performance":[16],"comparable":[17],"that":[19,155],"of":[20,44,53,105,160],"Domino":[21,68,165],"but":[24],"with":[25,130],"much":[26],"lower":[27],"power":[28,158],"consumption.":[29],"Two":[30],"factors":[31],"contribute":[32],"the":[34,41,51,62,89,110,122,136,156],"reduction":[35],"in":[36,66,126],"power.":[37,95],"First,":[38],"by":[39],"exploiting":[40],"nature":[43],"skewed":[45,71,84,106,127,161],"circuits,":[47],"we":[48,99],"alleviate":[50],"cost":[52],"duplication":[55,133],"which":[56],"is":[57,118,143,168],"typically":[58],"required":[59],"overcome":[61,121],"reconvergence":[64,124],"problem":[65,125],"both":[67],"and":[70,92],"circuits.":[73,108],"Second,":[74],"selective":[76,149],"clocking":[77,150],"scheme":[78,104],"be":[80],"applied":[81,144],"reduce":[88],"clock":[90,94],"load":[91],"hence,":[93],"In":[96,109,135],"this":[97],"article,":[98],"propose":[100],"two-step":[102],"synthesis":[103],"first":[111],"step,":[112,138],"an":[113,147],"integer":[114],"linear":[115],"programming-based":[116,141],"approach":[117],"presented":[119],"minimal":[131],"cost.":[134],"second":[137],"dynamic":[140],"heuristic":[142],"optimal":[148],"scheme.":[151],"Experimental":[152],"results":[153],"show":[154],"average":[157],"saving":[159],"over":[164],"41.1%.":[169]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}