{"id":"https://openalex.org/W2077728129","doi":"https://doi.org/10.1145/1059579.1059592","title":"Comparative performance analysis of mobile runtimes on Intel XScale\u00ae technology","display_name":"Comparative performance analysis of mobile runtimes on Intel XScale\u00ae technology","publication_year":2004,"publication_date":"2004-06-07","ids":{"openalex":"https://openalex.org/W2077728129","doi":"https://doi.org/10.1145/1059579.1059592","mag":"2077728129"},"language":"en","primary_location":{"id":"doi:10.1145/1059579.1059592","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1059579.1059592","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 workshop on Interpreters, virtual machines and emulators","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035084892","display_name":"Jason Domer","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jason Domer","raw_affiliation_strings":["Intel Corporation, Hillsboro, Oregon","[Intel Corporation, Hillsboro, Oregon]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, Oregon","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel Corporation, Hillsboro, Oregon]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016290331","display_name":"Murthi Nanja","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Murthi Nanja","raw_affiliation_strings":["Intel Corporation, Hillsboro, Oregon","[Intel Corporation, Hillsboro, Oregon]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, Oregon","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel Corporation, Hillsboro, Oregon]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Suresh Srinivas","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Suresh Srinivas","raw_affiliation_strings":["Intel Corporation, Hillsboro, Oregon","[Intel Corporation, Hillsboro, Oregon]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, Oregon","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel Corporation, Hillsboro, Oregon]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042003460","display_name":"Bhaktha Keshavachar","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bhaktha Keshavachar","raw_affiliation_strings":["Intel Corporation, Chandler, Arizona"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Chandler, Arizona","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"51","last_page":"57"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12127","display_name":"Software System Performance and Reliability","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10639","display_name":"Advanced Software Engineering Methodologies","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8699537515640259},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.7082736492156982},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6911460757255554},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.623735249042511},{"id":"https://openalex.org/keywords/java","display_name":"Java","score":0.613775372505188},{"id":"https://openalex.org/keywords/just-in-time-compilation","display_name":"Just-in-time compilation","score":0.6010940074920654},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.47274765372276306},{"id":"https://openalex.org/keywords/variety","display_name":"Variety (cybernetics)","score":0.4631006419658661},{"id":"https://openalex.org/keywords/interpreter","display_name":"Interpreter","score":0.4366321563720703},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39257287979125977},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3540183901786804},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3370618224143982},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.25887101888656616}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8699537515640259},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.7082736492156982},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6911460757255554},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.623735249042511},{"id":"https://openalex.org/C548217200","wikidata":"https://www.wikidata.org/wiki/Q251","display_name":"Java","level":2,"score":0.613775372505188},{"id":"https://openalex.org/C76782552","wikidata":"https://www.wikidata.org/wiki/Q110546","display_name":"Just-in-time compilation","level":3,"score":0.6010940074920654},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.47274765372276306},{"id":"https://openalex.org/C136197465","wikidata":"https://www.wikidata.org/wiki/Q1729295","display_name":"Variety (cybernetics)","level":2,"score":0.4631006419658661},{"id":"https://openalex.org/C122783720","wikidata":"https://www.wikidata.org/wiki/Q183065","display_name":"Interpreter","level":2,"score":0.4366321563720703},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39257287979125977},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3540183901786804},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3370618224143982},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.25887101888656616},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1059579.1059592","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1059579.1059592","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 workshop on Interpreters, virtual machines and emulators","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320332162","display_name":"Centers for Disease Control and Prevention","ror":"https://ror.org/042twtr12"},{"id":"https://openalex.org/F4320338291","display_name":"Sandia National Laboratories","ror":"https://ror.org/01apwpt12"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W108796452","https://openalex.org/W150290836","https://openalex.org/W1987944770","https://openalex.org/W2084676211","https://openalex.org/W4234632609"],"related_works":["https://openalex.org/W1721418433","https://openalex.org/W3153841236","https://openalex.org/W3195007140","https://openalex.org/W4377865294","https://openalex.org/W2039690203","https://openalex.org/W3207171446","https://openalex.org/W2924022660","https://openalex.org/W2067575922","https://openalex.org/W4238372212","https://openalex.org/W3110518955"],"abstract_inverted_index":{"Mobile":[0],"Runtime":[1],"Environments":[2],"such":[3],"as":[4],"Java*2":[5],"Micro":[6],"Edition":[7],"(J2ME*)":[8],"and":[9,30,42,90,104],"Microsoft":[10],"WinCE.NET*":[11],"Compact":[12],"Framework*":[13],"are":[14,33,130],"becoming":[15],"standard":[16],"managed":[17],"application":[18],"execution":[19],"environments":[20],"on":[21,66,164,171],"memory":[22,101,158],"constrained":[23],"devices.":[24],"A":[25],"variety":[26,35,45],"of":[27,36,46,63,78,140],"implementations":[28,119],"exists,":[29],"so":[31],"too":[32],"a":[34,44,76,138],"systems":[37],"they":[38,54],"could":[39],"run":[40],"on,":[41],"finally":[43],"workloads.":[47],"It":[48],"becomes":[49],"important":[50],"to":[51],"understand":[52],"how":[53,111],"compare.In":[55],"this":[56],"paper":[57],"we":[58,97,142],"describe":[59],"comparative":[60],"performance":[61],"analysis":[62],"mobile":[64,112],"runtimes":[65,99,113],"products":[67],"with":[68],"Intel":[69],"XScale\u00ae":[70],"micro-architecture.":[71],"We":[72,124,155],"were":[73,146],"interested":[74],"in":[75],"number":[77],"comparisons.":[79],"These":[80],"include":[81],"CLDC":[82],"vs.":[83,87,92],"CDC":[84],"workloads,":[85],"Interpreters":[86],"JIT":[88,127,172],"compilers,":[89],"J2ME":[91,144],"Native":[93],"applications.":[94],"In":[95],"addition":[96],"compare":[98],"when":[100,109],"subsystem":[102,159],"improves":[103],"MHz":[105],"varies.We":[106],"find":[107,125,156],"that":[108,126,157],"comparing":[110],"utilize":[114],"the":[115],"underlying":[116],"micro-architecture,":[117],"multiple":[118],"have":[120,161,167],"similar":[121],"stall":[122],"analysis.":[123],"(Just-In-Time)":[128],"compilers":[129],"about":[131,147],"4-6":[132],"times":[133,149],"faster":[134],"than":[135,151],"interpreters.":[136],"For":[137],"class":[139],"applications":[141],"measured,":[143],"apps":[145],"two":[148],"slower":[150],"their":[152],"C":[153],"counterparts.":[154],"improvements":[160],"minor":[162],"impact":[163,170],"interpreters":[165],"but":[166],"much":[168],"more":[169],"compilers.":[173]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}