{"id":"https://openalex.org/W2106113588","doi":"https://doi.org/10.1145/1057661.1057775","title":"A high speed and leakage-tolerant domino logic for high fan-in gates","display_name":"A high speed and leakage-tolerant domino logic for high fan-in gates","publication_year":2005,"publication_date":"2005-04-17","ids":{"openalex":"https://openalex.org/W2106113588","doi":"https://doi.org/10.1145/1057661.1057775","mag":"2106113588"},"language":"en","primary_location":{"id":"doi:10.1145/1057661.1057775","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1057661.1057775","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 15th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043716992","display_name":"Farshad Moradi","orcid":"https://orcid.org/0000-0001-7077-8545"},"institutions":[{"id":"https://openalex.org/I110525433","display_name":"Islamic Azad University, Tehran","ror":"https://ror.org/01kzn7k21","country_code":"IR","type":"education","lineage":["https://openalex.org/I110525433"]},{"id":"https://openalex.org/I136830121","display_name":"Islamic Azad University South Tehran Branch","ror":"https://ror.org/02xc21a77","country_code":"IR","type":"education","lineage":["https://openalex.org/I110525433","https://openalex.org/I136830121"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Farshad Moradi","raw_affiliation_strings":["Islamic Azad University, Tehran South Unit, Tehran, Iran","Islamic Azad University, Tehran South Unit, Tehran, Iran#TAB#"],"affiliations":[{"raw_affiliation_string":"Islamic Azad University, Tehran South Unit, Tehran, Iran","institution_ids":["https://openalex.org/I136830121"]},{"raw_affiliation_string":"Islamic Azad University, Tehran South Unit, Tehran, Iran#TAB#","institution_ids":["https://openalex.org/I110525433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066983905","display_name":"Hamid Mahmoodi","orcid":"https://orcid.org/0000-0003-4237-3086"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hamid Mahmoodi","raw_affiliation_strings":["Purdue University, West Lafayette, IN"],"affiliations":[{"raw_affiliation_string":"Purdue University, West Lafayette, IN","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063360720","display_name":"Ali Peiravi","orcid":"https://orcid.org/0000-0003-4379-523X"},"institutions":[{"id":"https://openalex.org/I110525433","display_name":"Islamic Azad University, Tehran","ror":"https://ror.org/01kzn7k21","country_code":"IR","type":"education","lineage":["https://openalex.org/I110525433"]},{"id":"https://openalex.org/I136830121","display_name":"Islamic Azad University South Tehran Branch","ror":"https://ror.org/02xc21a77","country_code":"IR","type":"education","lineage":["https://openalex.org/I110525433","https://openalex.org/I136830121"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Ali Peiravi","raw_affiliation_strings":["Islamic Azad University, Tehran South Unit, Tehran, Iran","Islamic Azad University, Tehran South Unit, Tehran, Iran#TAB#"],"affiliations":[{"raw_affiliation_string":"Islamic Azad University, Tehran South Unit, Tehran, Iran","institution_ids":["https://openalex.org/I136830121"]},{"raw_affiliation_string":"Islamic Azad University, Tehran South Unit, Tehran, Iran#TAB#","institution_ids":["https://openalex.org/I110525433"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5043716992"],"corresponding_institution_ids":["https://openalex.org/I110525433","https://openalex.org/I136830121"],"apc_list":null,"apc_paid":null,"fwci":0.7257,"has_fulltext":false,"cited_by_count":34,"citation_normalized_percentile":{"value":0.74921267,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"478","last_page":"481"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.8759018778800964},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.8385661840438843},{"id":"https://openalex.org/keywords/fan-in","display_name":"Fan-in","score":0.7858949899673462},{"id":"https://openalex.org/keywords/domino","display_name":"Domino","score":0.7808265686035156},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5947732925415039},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5822247862815857},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.5306524038314819},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5163877606391907},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5156123042106628},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5064908266067505},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.4848664700984955},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.48344239592552185},{"id":"https://openalex.org/keywords/noise-immunity","display_name":"Noise immunity","score":0.4433695375919342},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4280676245689392},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.3578464388847351},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.296902060508728},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28054535388946533},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.2372342348098755},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1199679970741272}],"concepts":[{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.8759018778800964},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.8385661840438843},{"id":"https://openalex.org/C179431463","wikidata":"https://www.wikidata.org/wiki/Q1760638","display_name":"Fan-in","level":2,"score":0.7858949899673462},{"id":"https://openalex.org/C2776416436","wikidata":"https://www.wikidata.org/wiki/Q3751781","display_name":"Domino","level":3,"score":0.7808265686035156},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5947732925415039},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5822247862815857},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.5306524038314819},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5163877606391907},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5156123042106628},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5064908266067505},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.4848664700984955},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.48344239592552185},{"id":"https://openalex.org/C2988494973","wikidata":"https://www.wikidata.org/wiki/Q179448","display_name":"Noise immunity","level":3,"score":0.4433695375919342},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4280676245689392},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.3578464388847351},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.296902060508728},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28054535388946533},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.2372342348098755},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1199679970741272},{"id":"https://openalex.org/C161790260","wikidata":"https://www.wikidata.org/wiki/Q82264","display_name":"Catalysis","level":2,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/1057661.1057775","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1057661.1057775","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 15th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.494.7305","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.494.7305","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://online.sfsu.edu/mahmoodi/papers/paper_C27.pdf","raw_type":"text"},{"id":"pmh:oai:pure.atira.dk:publications/84101816-978a-48e4-b74a-a69a737222bf","is_oa":false,"landing_page_url":"https://pure.au.dk/portal/en/publications/84101816-978a-48e4-b74a-a69a737222bf","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Moradi, F, Mahmoodi, H & Peiravi, A 2005, 'A High Speed and Leakage-Tolerant Domino Logic for High Fan-in Gates', Paper presented at Great Lake symposium on VLSI, Chicago, United States, 17/04/2005 - 19/04/2005.","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7200000286102295,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1486063756","https://openalex.org/W1521402186","https://openalex.org/W1527137186","https://openalex.org/W1934415477","https://openalex.org/W1985055077","https://openalex.org/W2008101851","https://openalex.org/W2041027560","https://openalex.org/W2062410324","https://openalex.org/W2075059680","https://openalex.org/W2083124406","https://openalex.org/W2111341599","https://openalex.org/W2131862714","https://openalex.org/W2140119827","https://openalex.org/W2158804792","https://openalex.org/W2158932653","https://openalex.org/W6631099819","https://openalex.org/W6640432219"],"related_works":["https://openalex.org/W2142702094","https://openalex.org/W2118900528","https://openalex.org/W3201227081","https://openalex.org/W2050591234","https://openalex.org/W2171918386","https://openalex.org/W2594780754","https://openalex.org/W1546244488","https://openalex.org/W2991771859","https://openalex.org/W2534190481","https://openalex.org/W2623064749"],"abstract_inverted_index":{"Robustness":[0],"of":[1,89,115],"high":[2,27],"fan-in":[3,28],"domino":[4,24,96],"circuits":[5],"is":[6,45],"degraded":[7],"by":[8,77],"technology":[9],"scaling":[10],"due":[11],"to":[12,52,59,64,91,94],"exponential":[13],"increase":[14],"in":[15,32,48,66,120],"leakage.":[16],"In":[17],"this":[18],"paper,":[19],"we":[20],"propose":[21],"a":[22,41,67],"new":[23],"circuit":[25,39,73,101],"for":[26,81,124],"and":[29,55,85,108],"high-speed":[30],"applications":[31],"ultra":[33],"deep":[34],"submicron":[35],"technologies.":[36],"The":[37,99],"proposed":[38,72,100,126],"employs":[40],"footer":[42],"transistor":[43,107],"that":[44],"initially":[46],"OFF":[47],"the":[49,61,71,103,113,125],"evaluation":[50,110,116],"phase":[51],"reduce":[53],"leakage":[54],"then":[56],"turned":[57],"ON":[58],"complete":[60],"evaluation.":[62],"According":[63],"simulations":[65],"predictive":[68],"70nm":[69],"process,":[70],"increases":[74],"noise":[75],"immunity":[76],"more":[78],"than":[79],"26X":[80],"wide":[82],"OR":[83],"gates":[84],"shows":[86],"performance":[87],"improvement":[88],"up":[90],"20%":[92],"compared":[93],"conventional":[95],"logic":[97],"circuits.":[98],"reduces":[102],"contention":[104],"between":[105],"keeper":[106],"NMOS":[109],"transistors":[111],"at":[112],"beginning":[114],"phase.":[117],"This":[118],"results":[119],"less":[121],"power":[122],"dissipation":[123],"technique.":[127]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":3},{"year":2015,"cited_by_count":4},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}