{"id":"https://openalex.org/W2158557486","doi":"https://doi.org/10.1145/1057661.1057774","title":"Adaptive gate biasing","display_name":"Adaptive gate biasing","publication_year":2005,"publication_date":"2005-04-17","ids":{"openalex":"https://openalex.org/W2158557486","doi":"https://doi.org/10.1145/1057661.1057774","mag":"2158557486"},"language":"en","primary_location":{"id":"doi:10.1145/1057661.1057774","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1057661.1057774","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 15th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088719998","display_name":"S.C. Terry","orcid":null},"institutions":[{"id":"https://openalex.org/I75027704","display_name":"University of Tennessee at Knoxville","ror":"https://ror.org/020f3ap87","country_code":"US","type":"education","lineage":["https://openalex.org/I75027704"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Stephen C. Terry","raw_affiliation_strings":["University of Tennessee, Knoxville, TN"],"affiliations":[{"raw_affiliation_string":"University of Tennessee, Knoxville, TN","institution_ids":["https://openalex.org/I75027704"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063110152","display_name":"M. Mojarradi","orcid":null},"institutions":[{"id":"https://openalex.org/I122411786","display_name":"California Institute of Technology","ror":"https://ror.org/05dxps055","country_code":"US","type":"education","lineage":["https://openalex.org/I122411786"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mohommad M. Mojarradi","raw_affiliation_strings":["California Institute of Technology, Pasadena, CA"],"affiliations":[{"raw_affiliation_string":"California Institute of Technology, Pasadena, CA","institution_ids":["https://openalex.org/I122411786"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043686014","display_name":"Benjamin J. Blalock","orcid":"https://orcid.org/0000-0002-3160-6529"},"institutions":[{"id":"https://openalex.org/I75027704","display_name":"University of Tennessee at Knoxville","ror":"https://ror.org/020f3ap87","country_code":"US","type":"education","lineage":["https://openalex.org/I75027704"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Benjamin J. Blalock","raw_affiliation_strings":["University of Tennessee, Knoxville, TN"],"affiliations":[{"raw_affiliation_string":"University of Tennessee, Knoxville, TN","institution_ids":["https://openalex.org/I75027704"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009870429","display_name":"Jesse Richmond","orcid":null},"institutions":[{"id":"https://openalex.org/I75027704","display_name":"University of Tennessee at Knoxville","ror":"https://ror.org/020f3ap87","country_code":"US","type":"education","lineage":["https://openalex.org/I75027704"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jesse A. Richmond","raw_affiliation_strings":["University of Tennessee, Knoxville, TN"],"affiliations":[{"raw_affiliation_string":"University of Tennessee, Knoxville, TN","institution_ids":["https://openalex.org/I75027704"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5088719998"],"corresponding_institution_ids":["https://openalex.org/I75027704"],"apc_list":null,"apc_paid":null,"fwci":0.291,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.6469173,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"83","issue":null,"first_page":"472","last_page":"477"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.8847893476486206},{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.7858147621154785},{"id":"https://openalex.org/keywords/current-mirror","display_name":"Current mirror","score":0.7127219438552856},{"id":"https://openalex.org/keywords/silicon-on-insulator","display_name":"Silicon on insulator","score":0.6277511119842529},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5774143934249878},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5574507713317871},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5489370226860046},{"id":"https://openalex.org/keywords/current","display_name":"Current (fluid)","score":0.5047866106033325},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.49475210905075073},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.47906336188316345},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.4436943531036377},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4380486309528351},{"id":"https://openalex.org/keywords/inversion","display_name":"Inversion (geology)","score":0.42367225885391235},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4010885953903198},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.31498321890830994},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3109607696533203},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2692422866821289},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.23118054866790771},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.18939468264579773}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.8847893476486206},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.7858147621154785},{"id":"https://openalex.org/C173966970","wikidata":"https://www.wikidata.org/wiki/Q786012","display_name":"Current mirror","level":4,"score":0.7127219438552856},{"id":"https://openalex.org/C53143962","wikidata":"https://www.wikidata.org/wiki/Q1478788","display_name":"Silicon on insulator","level":3,"score":0.6277511119842529},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5774143934249878},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5574507713317871},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5489370226860046},{"id":"https://openalex.org/C148043351","wikidata":"https://www.wikidata.org/wiki/Q4456944","display_name":"Current (fluid)","level":2,"score":0.5047866106033325},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.49475210905075073},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47906336188316345},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.4436943531036377},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4380486309528351},{"id":"https://openalex.org/C1893757","wikidata":"https://www.wikidata.org/wiki/Q3653001","display_name":"Inversion (geology)","level":3,"score":0.42367225885391235},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4010885953903198},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.31498321890830994},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3109607696533203},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2692422866821289},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.23118054866790771},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.18939468264579773},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C109007969","wikidata":"https://www.wikidata.org/wiki/Q749565","display_name":"Structural basin","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1057661.1057774","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1057661.1057774","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 15th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8600000143051147,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1533614470","https://openalex.org/W1668587001","https://openalex.org/W1836230231","https://openalex.org/W1877710937","https://openalex.org/W1977612008","https://openalex.org/W2033021170","https://openalex.org/W2079826846","https://openalex.org/W2148056645","https://openalex.org/W2157637127","https://openalex.org/W2169924428","https://openalex.org/W6637137983"],"related_works":["https://openalex.org/W1982753365","https://openalex.org/W2326188151","https://openalex.org/W2031432268","https://openalex.org/W2386361943","https://openalex.org/W1742453416","https://openalex.org/W2149895879","https://openalex.org/W4250300609","https://openalex.org/W2010357007","https://openalex.org/W2765340795","https://openalex.org/W2545707786"],"abstract_inverted_index":{"A":[0],"new":[1],"body-driven":[2,74],"current":[3,26,75,92],"mirror":[4,27,76],"that":[5,71,77],"utilizes":[6],"an":[7,31,72],"adaptive":[8],"gate":[9],"bias":[10,20],"to":[11],"provide":[12],"accurate":[13],"operation":[14,48],"over":[15,85],"a":[16,63],"wide":[17],"range":[18,87,93],"of":[19,37],"currents":[21],"is":[22,45],"presented.":[23],"The":[24],"proposed":[25,80],"can":[28],"operate":[29],"with":[30,39],"input":[32],"and":[33,99],"output":[34],"voltage":[35],"compliance":[36],"VDSAT":[38],"no":[40],"level":[41],"shifting;":[42],"thus":[43],"it":[44],"suitable":[46],"for":[47,103],"at":[49],"power":[50],"supply":[51],"voltages":[52],"\u2264":[53],"1":[54],"V.":[55],"Measurement":[56],"results":[57],"from":[58],"test":[59],"circuits":[60],"implemented":[61],"in":[62],"conventional":[64],"partially":[65],"depleted":[66],"SOI":[67],"CMOS":[68],"process":[69],"show":[70],"nMOS":[73],"uses":[78],"the":[79,86,96,104],"design":[81],"technique":[82],"operates":[83],"reliably":[84],"100":[88],"nA--1":[89],"mA---a":[90],"four-decade":[91],"which":[94],"includes":[95],"weak,":[97],"moderate,":[98],"strong":[100],"inversion":[101],"regions":[102],"devices":[105],"tested.":[106]},"counts_by_year":[{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}