{"id":"https://openalex.org/W2156276094","doi":"https://doi.org/10.1145/1057661.1057773","title":"Energy recovery clocked dynamic logic","display_name":"Energy recovery clocked dynamic logic","publication_year":2005,"publication_date":"2005-04-17","ids":{"openalex":"https://openalex.org/W2156276094","doi":"https://doi.org/10.1145/1057661.1057773","mag":"2156276094"},"language":"en","primary_location":{"id":"doi:10.1145/1057661.1057773","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1057661.1057773","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 15th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007715284","display_name":"Matthew B. Cooke","orcid":"https://orcid.org/0000-0002-4978-4294"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Matthew Cooke","raw_affiliation_strings":["Purdue University, West Lafayette, IN"],"affiliations":[{"raw_affiliation_string":"Purdue University, West Lafayette, IN","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066983905","display_name":"Hamid Mahmoodi","orcid":"https://orcid.org/0000-0003-4237-3086"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hamid Mahmoodi","raw_affiliation_strings":["Purdue University, West Lafayette, IN"],"affiliations":[{"raw_affiliation_string":"Purdue University, West Lafayette, IN","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006590078","display_name":"Qikai Chen","orcid":"https://orcid.org/0009-0001-2630-2926"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Qikai Chen","raw_affiliation_strings":["Purdue University, West Lafayette, IN"],"affiliations":[{"raw_affiliation_string":"Purdue University, West Lafayette, IN","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031161187","display_name":"Kaushik Roy","orcid":"https://orcid.org/0009-0002-3375-2877"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kaushik Roy","raw_affiliation_strings":["Purdue University, West Lafayette, IN"],"affiliations":[{"raw_affiliation_string":"Purdue University, West Lafayette, IN","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5007715284"],"corresponding_institution_ids":["https://openalex.org/I219193219"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.21160608,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"468","last_page":"471"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6437661647796631},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.628076434135437},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6090721487998962},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5341172814369202},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5328942537307739},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5259618759155273},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.5250256657600403},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.5201416611671448},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5110503435134888},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.47539222240448},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.45600947737693787},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4393012225627899},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.43638136982917786},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.42182791233062744},{"id":"https://openalex.org/keywords/dynamic-logic","display_name":"Dynamic logic (digital electronics)","score":0.41702014207839966},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.331484854221344},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2784583568572998},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21735894680023193},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.20146319270133972},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.18233704566955566},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1656900942325592},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1342066526412964},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.1262764036655426},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09847953915596008},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09758660197257996}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6437661647796631},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.628076434135437},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6090721487998962},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5341172814369202},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5328942537307739},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5259618759155273},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.5250256657600403},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.5201416611671448},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5110503435134888},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.47539222240448},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.45600947737693787},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4393012225627899},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.43638136982917786},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.42182791233062744},{"id":"https://openalex.org/C2777796570","wikidata":"https://www.wikidata.org/wiki/Q2351326","display_name":"Dynamic logic (digital electronics)","level":4,"score":0.41702014207839966},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.331484854221344},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2784583568572998},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21735894680023193},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.20146319270133972},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.18233704566955566},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1656900942325592},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1342066526412964},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.1262764036655426},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09847953915596008},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09758660197257996},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1057661.1057773","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1057661.1057773","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 15th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2136723108","https://openalex.org/W2166694777","https://openalex.org/W2170191597","https://openalex.org/W6601558329"],"related_works":["https://openalex.org/W2155174752","https://openalex.org/W2142702094","https://openalex.org/W2118487491","https://openalex.org/W1996543053","https://openalex.org/W2202829190","https://openalex.org/W2985303806","https://openalex.org/W2586049422","https://openalex.org/W2327368230","https://openalex.org/W4293690685","https://openalex.org/W2396800376"],"abstract_inverted_index":{"Energy":[0],"recovery":[1,21,39,56],"clocking":[2],"results":[3,71],"in":[4,8,25,63],"significant":[5,64],"energy":[6,20,38,55,65],"savings":[7],"clock":[9,59],"distribution":[10],"networks":[11],"as":[12],"compared":[13],"to":[14,88],"conventional":[15],"square-wave":[16],"clocking.":[17],"However,":[18],"since":[19],"clocks":[22],"are":[23],"sinusoidal":[24,52],"nature,":[26],"standard":[27],"dynamic":[28,44,83],"logic":[29,45,84],"styles":[30,46,85],"do":[31],"not":[32],"work":[33],"efficiently":[34,50],"when":[35],"used":[36],"with":[37,51],"clocks.":[40],"We":[41],"propose":[42],"novel":[43],"that":[47],"operate":[48],"more":[49],"clocks,":[53],"enabling":[54],"from":[57],"their":[58],"networks,":[60],"and":[61],"resulting":[62],"savings.":[66],"Based":[67],"on":[68],"the":[69,81],"simulation":[70],"using":[72],"TSMC":[73],"0.25":[74],"\u03bcm":[75],"CMOS":[76],"process":[77],"technology,":[78],"at":[79],"iso-performance,":[80],"proposed":[82],"exhibit":[86],"up":[87],"53%":[89],"power":[90],"reduction.":[91]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}