{"id":"https://openalex.org/W2171909526","doi":"https://doi.org/10.1145/1057661.1057768","title":"Wave-pipelined 2-slot time division multiplexed (WP/2-TDM) routing","display_name":"Wave-pipelined 2-slot time division multiplexed (WP/2-TDM) routing","publication_year":2005,"publication_date":"2005-04-17","ids":{"openalex":"https://openalex.org/W2171909526","doi":"https://doi.org/10.1145/1057661.1057768","mag":"2171909526"},"language":"en","primary_location":{"id":"doi:10.1145/1057661.1057768","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1057661.1057768","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 15th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089428659","display_name":"Ajay Joshi","orcid":"https://orcid.org/0000-0002-3256-9942"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ajay Joshi","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, GA"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101674529","display_name":"Jeffrey A. Davis","orcid":"https://orcid.org/0000-0001-8849-6933"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jeffrey Davis","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, GA"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5089428659"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":0.5475,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.76152149,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"4","issue":null,"first_page":"446","last_page":"451"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7154130935668945},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5928330421447754},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5625801682472229},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5541076064109802},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5163475275039673},{"id":"https://openalex.org/keywords/time-division-multiplexing","display_name":"Time-division multiplexing","score":0.4994690418243408},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4916453957557678},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.47420504689216614},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4698198139667511},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.4676268696784973},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.46101561188697815},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4597497284412384},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4482370913028717},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.42388254404067993},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3481387495994568},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.31117314100265503},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.23139330744743347},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.19995439052581787},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.19672703742980957}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7154130935668945},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5928330421447754},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5625801682472229},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5541076064109802},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5163475275039673},{"id":"https://openalex.org/C50661577","wikidata":"https://www.wikidata.org/wiki/Q901831","display_name":"Time-division multiplexing","level":3,"score":0.4994690418243408},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4916453957557678},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.47420504689216614},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4698198139667511},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.4676268696784973},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.46101561188697815},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4597497284412384},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4482370913028717},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.42388254404067993},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3481387495994568},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31117314100265503},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.23139330744743347},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.19995439052581787},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.19672703742980957},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1057661.1057768","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1057661.1057768","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 15th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.598.4704","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.598.4704","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://web.mit.edu/joshi/www/files/GLSVLSI_2005_Ajay_Joshi.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1997635976","https://openalex.org/W2028954821","https://openalex.org/W2116843954","https://openalex.org/W2119677480","https://openalex.org/W2120149280","https://openalex.org/W2122962786","https://openalex.org/W2124438715","https://openalex.org/W2126970815","https://openalex.org/W2129750565","https://openalex.org/W2131066779","https://openalex.org/W2143639388","https://openalex.org/W2154988742","https://openalex.org/W2158316328","https://openalex.org/W2164264983","https://openalex.org/W2171221402","https://openalex.org/W2799718601"],"related_works":["https://openalex.org/W2081032080","https://openalex.org/W2134733504","https://openalex.org/W2144460576","https://openalex.org/W431360389","https://openalex.org/W1998182654","https://openalex.org/W181065026","https://openalex.org/W2187051616","https://openalex.org/W2111804337","https://openalex.org/W4226230195","https://openalex.org/W1989617274"],"abstract_inverted_index":{"The":[0,118],"ever-increasing":[1],"number":[2,82],"of":[3,83,115,147],"transistors":[4],"on":[5],"a":[6,31,131],"chip":[7],"has":[8],"resulted":[9],"in":[10,54,63,87,128,135,141],"very":[11],"large":[12],"scale":[13],"integration":[14,76],"(VLSI)":[15],"systems":[16,78],"whose":[17],"performance":[18],"and":[19,103,144],"manufacturing":[20,93],"costs":[21],"are":[22,109],"driven":[23],"by":[24],"on-chip":[25],"wiring":[26],"needs.":[27],"This":[28],"paper":[29,65],"proposes":[30],"low":[32],"overhead":[33],"wave-pipelined":[34,57],"two-slot":[35],"time":[36],"division":[37],"multiplexed":[38],"(WP/2-TDM)":[39],"routing":[40,68,85],"technique":[41],"that":[42,66],"harnesses":[43],"the":[44,81,100,106,113],"inherent":[45],"intra-clock":[46],"period":[47],"wire":[48,52,129],"idleness":[49],"to":[50,79,90,111],"implement":[51],"sharing":[53],"combination":[55],"with":[56,138],"circuit":[58,101,119],"techniques.":[59],"It":[60],"is":[61],"illustrated":[62],"this":[64],"WP/2-TDM":[67,116],"can":[69],"be":[70],"readily":[71],"incorporated":[72],"into":[73],"future":[74],"gigascale":[75],"(GSI)":[77],"reduce":[80],"interconnect":[84],"channels":[86],"an":[88],"attempt":[89],"contain":[91],"escalating":[92],"costs.":[94],"Two":[95],"case":[96],"studies,":[97],"one":[98,104],"at":[99,105],"level":[102,120],"system":[107],"level,":[108],"presented":[110],"illustrate":[112],"advantages":[114],"routing.":[117],"implementation":[121],"exhibits":[122],"more":[123],"than":[124],"40":[125],"%":[126,133],"reduction":[127,134],"area,":[130],"30":[132],"silicon":[136],"area":[137],"no":[139,145],"increase":[140],"dynamic":[142],"power":[143],"loss":[146],"throughput":[148],"performance.":[149]},"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}