{"id":"https://openalex.org/W2134798557","doi":"https://doi.org/10.1145/1057661.1057759","title":"An analysis of the robustness of CMOS delay elements","display_name":"An analysis of the robustness of CMOS delay elements","publication_year":2005,"publication_date":"2005-04-17","ids":{"openalex":"https://openalex.org/W2134798557","doi":"https://doi.org/10.1145/1057661.1057759","mag":"2134798557"},"language":"en","primary_location":{"id":"doi:10.1145/1057661.1057759","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1057661.1057759","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 15th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090572348","display_name":"Srivathsan Krishnamohan","orcid":null},"institutions":[{"id":"https://openalex.org/I87216513","display_name":"Michigan State University","ror":"https://ror.org/05hs6h993","country_code":"US","type":"education","lineage":["https://openalex.org/I87216513"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Srivathsan Krishnamohan","raw_affiliation_strings":["Michigan State University, East Lansing, MI","Michigan State University East Lansing, MI"],"affiliations":[{"raw_affiliation_string":"Michigan State University, East Lansing, MI","institution_ids":["https://openalex.org/I87216513"]},{"raw_affiliation_string":"Michigan State University East Lansing, MI","institution_ids":["https://openalex.org/I87216513"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108624212","display_name":"Nihar R. Mahapatra","orcid":"https://orcid.org/0000-0002-3821-3330"},"institutions":[{"id":"https://openalex.org/I87216513","display_name":"Michigan State University","ror":"https://ror.org/05hs6h993","country_code":"US","type":"education","lineage":["https://openalex.org/I87216513"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nihar R. Mahapatra","raw_affiliation_strings":["Michigan State University, East Lansing, MI","Michigan State University East Lansing, MI"],"affiliations":[{"raw_affiliation_string":"Michigan State University, East Lansing, MI","institution_ids":["https://openalex.org/I87216513"]},{"raw_affiliation_string":"Michigan State University East Lansing, MI","institution_ids":["https://openalex.org/I87216513"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5090572348"],"corresponding_institution_ids":["https://openalex.org/I87216513"],"apc_list":null,"apc_paid":null,"fwci":0.3557,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.67231134,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"412","last_page":"415"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.8437421321868896},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6929001808166504},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6869814395904541},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6086674332618713},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5860419273376465},{"id":"https://openalex.org/keywords/elmore-delay","display_name":"Elmore delay","score":0.5726044178009033},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5686529874801636},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.5469286441802979},{"id":"https://openalex.org/keywords/transmission-delay","display_name":"Transmission delay","score":0.5017364025115967},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.4707877039909363},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.4549815058708191},{"id":"https://openalex.org/keywords/transmission-gate","display_name":"Transmission gate","score":0.4461006820201874},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4209350049495697},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.4164188504219055},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3577454388141632},{"id":"https://openalex.org/keywords/transmission","display_name":"Transmission (telecommunications)","score":0.24804988503456116},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2110704481601715},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18160411715507507},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.17662900686264038},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13478082418441772},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0928390622138977}],"concepts":[{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.8437421321868896},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6929001808166504},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6869814395904541},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6086674332618713},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5860419273376465},{"id":"https://openalex.org/C84434228","wikidata":"https://www.wikidata.org/wiki/Q4531332","display_name":"Elmore delay","level":4,"score":0.5726044178009033},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5686529874801636},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.5469286441802979},{"id":"https://openalex.org/C108921912","wikidata":"https://www.wikidata.org/wiki/Q7834639","display_name":"Transmission delay","level":3,"score":0.5017364025115967},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.4707877039909363},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.4549815058708191},{"id":"https://openalex.org/C2780949067","wikidata":"https://www.wikidata.org/wiki/Q1136752","display_name":"Transmission gate","level":4,"score":0.4461006820201874},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4209350049495697},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.4164188504219055},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3577454388141632},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.24804988503456116},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2110704481601715},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18160411715507507},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.17662900686264038},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13478082418441772},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0928390622138977},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1057661.1057759","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1057661.1057759","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 15th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Life in Land","id":"https://metadata.un.org/sdg/15","score":0.5799999833106995}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W394282692","https://openalex.org/W2031447054","https://openalex.org/W2033443176","https://openalex.org/W2107292647","https://openalex.org/W2159752697","https://openalex.org/W2540903945","https://openalex.org/W3143002681","https://openalex.org/W4243164749","https://openalex.org/W6676037218","https://openalex.org/W6792412695"],"related_works":["https://openalex.org/W2114232017","https://openalex.org/W1927636319","https://openalex.org/W3015599398","https://openalex.org/W2188730438","https://openalex.org/W2380365775","https://openalex.org/W2792778858","https://openalex.org/W2367816239","https://openalex.org/W2157230896","https://openalex.org/W2592965047","https://openalex.org/W2359528358"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"review":[4],"three":[5],"different":[6,77,118],"families":[7],"of":[8,34,42,72,114],"delay":[9,43,51,54,68,74,97,115],"elements":[10,44,75,116],"used":[11],"in":[12,32],"CMOS":[13],"VLSI":[14],"design:":[15],"(1)":[16],"transmission":[17],"gate":[18],"based,":[19,23],"(2)":[20],"cascaded":[21],"inverter":[22],"and":[24,63,79,102],"(3)":[25],"voltage-controlled":[26],"ones.":[27],"We":[28],"compare":[29],"their":[30,100],"effectiveness":[31],"terms":[33],"yield,":[35],"which":[36],"is":[37],"defined":[38],"as":[39],"the":[40,73,86,95,112],"number":[41],"that":[45],"have":[46],"delays":[47],"within":[48],"a":[49,105],"specified":[50],"range.":[52],"The":[53,70],"variations":[55,81],"are":[56,64],"obtained":[57],"through":[58],"HSpice":[59],"Monte":[60],"Carlo":[61],"simulations":[62],"analyzed":[65],"using":[66,85],"analytical":[67],"expressions.":[69],"sensitivity":[71],"to":[76,93,117],"process":[78],"environmental":[80],"can":[82],"be":[83],"studied":[84],"simulation":[87],"results.":[88],"This":[89],"will":[90],"enable":[91],"designers":[92],"select":[94],"best":[96],"element":[98],"for":[99],"design":[101,107],"also":[103],"do":[104],"robust":[106],"by":[108],"taking":[109],"into":[110],"account":[111],"sensitivities":[113],"parameters.":[119]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}