{"id":"https://openalex.org/W2170906312","doi":"https://doi.org/10.1145/1057661.1057755","title":"New algorithms for carry propagation","display_name":"New algorithms for carry propagation","publication_year":2005,"publication_date":"2005-04-17","ids":{"openalex":"https://openalex.org/W2170906312","doi":"https://doi.org/10.1145/1057661.1057755","mag":"2170906312"},"language":"en","primary_location":{"id":"doi:10.1145/1057661.1057755","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1057661.1057755","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 15th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046972734","display_name":"J. Grad","orcid":null},"institutions":[{"id":"https://openalex.org/I180949307","display_name":"Illinois Institute of Technology","ror":"https://ror.org/037t3ry66","country_code":"US","type":"education","lineage":["https://openalex.org/I180949307"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Johannes Grad","raw_affiliation_strings":["Illinois Institute of Technology, Chicago, IL"],"affiliations":[{"raw_affiliation_string":"Illinois Institute of Technology, Chicago, IL","institution_ids":["https://openalex.org/I180949307"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033770307","display_name":"James E. Stine","orcid":"https://orcid.org/0000-0001-8767-390X"},"institutions":[{"id":"https://openalex.org/I180949307","display_name":"Illinois Institute of Technology","ror":"https://ror.org/037t3ry66","country_code":"US","type":"education","lineage":["https://openalex.org/I180949307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James E. Stine","raw_affiliation_strings":["Illinois Institute of Technology, Chicago, IL"],"affiliations":[{"raw_affiliation_string":"Illinois Institute of Technology, Chicago, IL","institution_ids":["https://openalex.org/I180949307"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5046972734"],"corresponding_institution_ids":["https://openalex.org/I180949307"],"apc_list":null,"apc_paid":null,"fwci":0.7114,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.75774218,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"396","last_page":"399"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.9547631740570068},{"id":"https://openalex.org/keywords/carry","display_name":"Carry (investment)","score":0.7632880210876465},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6641400456428528},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5684036612510681},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5630741119384766},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.5337154865264893},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.531478226184845},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5146552324295044},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.513095498085022},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.5048397183418274},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.4692269265651703},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4470498263835907},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3993547260761261},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.391407310962677},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.21441838145256042},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1342613697052002},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1282910704612732}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9547631740570068},{"id":"https://openalex.org/C2776299755","wikidata":"https://www.wikidata.org/wiki/Q432449","display_name":"Carry (investment)","level":2,"score":0.7632880210876465},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6641400456428528},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5684036612510681},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5630741119384766},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.5337154865264893},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.531478226184845},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5146552324295044},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.513095498085022},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.5048397183418274},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4692269265651703},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4470498263835907},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3993547260761261},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.391407310962677},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.21441838145256042},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1342613697052002},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1282910704612732},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1057661.1057755","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1057661.1057755","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 15th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1516249835","https://openalex.org/W1966686029","https://openalex.org/W2096648424","https://openalex.org/W2104733895","https://openalex.org/W2121253736","https://openalex.org/W2138772319","https://openalex.org/W2141971978","https://openalex.org/W2159081020"],"related_works":["https://openalex.org/W2157955791","https://openalex.org/W2127980940","https://openalex.org/W1584617340","https://openalex.org/W2064215635","https://openalex.org/W2605666407","https://openalex.org/W2532181444","https://openalex.org/W986131379","https://openalex.org/W2950842282","https://openalex.org/W2183905145","https://openalex.org/W2003324248"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3],"analysis":[4],"and":[5,22,42,56,64],"implementation":[6],"of":[7],"different":[8],"algorithms":[9],"for":[10],"carry":[11],"propagation":[12],"in":[13,62],"binary":[14],"adders.":[15,58],"Besides":[16],"traditional":[17],"AND-OR-Invert":[18],"based":[19,37],"adders,":[20,53],"NAND-type":[21],"NOR-type":[23],"adders":[24,55],"with":[25],"single-gate":[26],"delay":[27],"per":[28],"bit":[29],"are":[30,49,77],"studied":[31],"as":[32,68,70],"well.":[33],"A":[34],"unified":[35],"classification":[36],"on":[38],"work":[39],"by":[40],"Ling":[41],"Doran":[43],"is":[44],"presented.":[45,78],"The":[46],"new":[47],"techniques":[48],"applied":[50],"to":[51],"ripple-carry":[52],"carry-skip":[54],"conditional-sum":[57],"Transistor":[59],"level":[60],"implementations":[61],"static":[63],"dynamic":[65],"CMOS":[66],"logic,":[67],"well":[69],"simulation":[71],"results":[72],"using":[73],"a":[74],"90nm":[75],"technology":[76]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}