{"id":"https://openalex.org/W2158042802","doi":"https://doi.org/10.1145/1057661.1057749","title":"Low-overhead state-retaining elements for low-leakage MTCMOS design","display_name":"Low-overhead state-retaining elements for low-leakage MTCMOS design","publication_year":2005,"publication_date":"2005-04-17","ids":{"openalex":"https://openalex.org/W2158042802","doi":"https://doi.org/10.1145/1057661.1057749","mag":"2158042802"},"language":"en","primary_location":{"id":"doi:10.1145/1057661.1057749","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1057661.1057749","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 15th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064841888","display_name":"Pietro Babighian","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Pietro Babighian","raw_affiliation_strings":["Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["Universit\u00e1 di Bologna, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"Universit\u00e1 di Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058379509","display_name":"Alberto Macii","orcid":"https://orcid.org/0000-0002-8869-5710"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alberto Macii","raw_affiliation_strings":["Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005432629","display_name":"Enrico Macii","orcid":"https://orcid.org/0000-0001-9046-5618"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Enrico Macii","raw_affiliation_strings":["Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5064841888"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.2128468,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"367","last_page":"370"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.855540931224823},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.676121175289154},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6497821807861328},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6420959234237671},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5662698745727539},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.484939843416214},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4576186239719391},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.43415459990501404},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.36312687397003174},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3451126217842102},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.24748659133911133},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.19825416803359985}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.855540931224823},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.676121175289154},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6497821807861328},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6420959234237671},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5662698745727539},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.484939843416214},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4576186239719391},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.43415459990501404},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.36312687397003174},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3451126217842102},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.24748659133911133},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.19825416803359985},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1057661.1057749","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1057661.1057749","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 15th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6299999952316284,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1967419401","https://openalex.org/W2004934210","https://openalex.org/W2105743938","https://openalex.org/W2160880904","https://openalex.org/W2167426317"],"related_works":["https://openalex.org/W2358708508","https://openalex.org/W2170979950","https://openalex.org/W2900067469","https://openalex.org/W1900707063","https://openalex.org/W2130342263","https://openalex.org/W2125510023","https://openalex.org/W2036232133","https://openalex.org/W2968511773","https://openalex.org/W4253544444","https://openalex.org/W2128559064"],"abstract_inverted_index":{"Multi-threshold":[0],"CMOS":[1,18,84],"(MTCMOS)":[2],"has":[3],"shown":[4],"to":[5,25],"be":[6],"a":[7],"very":[8],"effective":[9],"technique":[10],"for":[11,34,50,75],"reducing":[12],"sub-threshold":[13],"leakage":[14,55],"currents":[15,56],"in":[16,57,63,82],"DSM":[17],"designs.":[19],"Application":[20],"of":[21,31,79,91],"the":[22,29,92,96],"MTC-MOS":[23],"paradigm":[24],"sequential":[26,51],"circuits":[27,80],"requires":[28],"availability":[30],"data-retaining":[32],"elements":[33,52],"storing":[35],"circuit":[36,48],"state":[37],"during":[38],"stand-by":[39,58],"mode.":[40,65],"In":[41],"this":[42],"paper":[43],"we":[44],"propose":[45],"two":[46],"novel":[47],"schemes":[49,94],"featuring":[53],"low":[54],"mode":[59],"and":[60,77],"high-speed/low-dynamic":[61],"power":[62,78],"active":[64],"We":[66],"present":[67],"post-layout":[68],"simulation":[69],"results":[70],"obtained":[71],"after":[72],"parasitic":[73],"extraction":[74],"delay":[76],"built":[81],"130nm":[83],"technology.":[85],"Our":[86],"experiments":[87],"demonstrate":[88],"several":[89],"advantages":[90],"proposed":[93],"over":[95],"best":[97],"previously":[98],"published":[99],"solutions.":[100]},"counts_by_year":[{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}