{"id":"https://openalex.org/W2109801436","doi":"https://doi.org/10.1145/1057661.1057745","title":"The G <sup>4</sup> -FET","display_name":"The G <sup>4</sup> -FET","publication_year":2005,"publication_date":"2005-04-17","ids":{"openalex":"https://openalex.org/W2109801436","doi":"https://doi.org/10.1145/1057661.1057745","mag":"2109801436"},"language":"fr","primary_location":{"id":"doi:10.1145/1057661.1057745","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1057661.1057745","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 15th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111927975","display_name":"Amir Fijany","orcid":null},"institutions":[{"id":"https://openalex.org/I1334627681","display_name":"Jet Propulsion Laboratory","ror":"https://ror.org/027k65916","country_code":"US","type":"facility","lineage":["https://openalex.org/I122411786","https://openalex.org/I1334627681","https://openalex.org/I4210124779"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"A. Fijany","raw_affiliation_strings":["Jet Propulsion Laboratory, Pasadena, CA","Jet, Propulsion Laboratory (Pasadena, CA)"],"affiliations":[{"raw_affiliation_string":"Jet Propulsion Laboratory, Pasadena, CA","institution_ids":["https://openalex.org/I1334627681"]},{"raw_affiliation_string":"Jet, Propulsion Laboratory (Pasadena, CA)","institution_ids":["https://openalex.org/I1334627681"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113656892","display_name":"Farrokh Vatan","orcid":null},"institutions":[{"id":"https://openalex.org/I1334627681","display_name":"Jet Propulsion Laboratory","ror":"https://ror.org/027k65916","country_code":"US","type":"facility","lineage":["https://openalex.org/I122411786","https://openalex.org/I1334627681","https://openalex.org/I4210124779"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"F. Vatan","raw_affiliation_strings":["Jet Propulsion Laboratory, Pasadena, CA","Jet, Propulsion Laboratory (Pasadena, CA)"],"affiliations":[{"raw_affiliation_string":"Jet Propulsion Laboratory, Pasadena, CA","institution_ids":["https://openalex.org/I1334627681"]},{"raw_affiliation_string":"Jet, Propulsion Laboratory (Pasadena, CA)","institution_ids":["https://openalex.org/I1334627681"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063110152","display_name":"M. Mojarradi","orcid":null},"institutions":[{"id":"https://openalex.org/I1334627681","display_name":"Jet Propulsion Laboratory","ror":"https://ror.org/027k65916","country_code":"US","type":"facility","lineage":["https://openalex.org/I122411786","https://openalex.org/I1334627681","https://openalex.org/I4210124779"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Mojarradi","raw_affiliation_strings":["Jet Propulsion Laboratory, Pasadena, CA","Jet, Propulsion Laboratory (Pasadena, CA)"],"affiliations":[{"raw_affiliation_string":"Jet Propulsion Laboratory, Pasadena, CA","institution_ids":["https://openalex.org/I1334627681"]},{"raw_affiliation_string":"Jet, Propulsion Laboratory (Pasadena, CA)","institution_ids":["https://openalex.org/I1334627681"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065393752","display_name":"Benny N. Toomarian","orcid":null},"institutions":[{"id":"https://openalex.org/I1334627681","display_name":"Jet Propulsion Laboratory","ror":"https://ror.org/027k65916","country_code":"US","type":"facility","lineage":["https://openalex.org/I122411786","https://openalex.org/I1334627681","https://openalex.org/I4210124779"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Toomarian","raw_affiliation_strings":["Jet Propulsion Laboratory, Pasadena, CA","Jet, Propulsion Laboratory (Pasadena, CA)"],"affiliations":[{"raw_affiliation_string":"Jet Propulsion Laboratory, Pasadena, CA","institution_ids":["https://openalex.org/I1334627681"]},{"raw_affiliation_string":"Jet, Propulsion Laboratory (Pasadena, CA)","institution_ids":["https://openalex.org/I1334627681"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041082721","display_name":"B.J. Blalock","orcid":null},"institutions":[{"id":"https://openalex.org/I75027704","display_name":"University of Tennessee at Knoxville","ror":"https://ror.org/020f3ap87","country_code":"US","type":"education","lineage":["https://openalex.org/I75027704"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Blalock","raw_affiliation_strings":["University of Tennessee, Knoxville, TN","University of Tennessee, Knoxville, TN;"],"affiliations":[{"raw_affiliation_string":"University of Tennessee, Knoxville, TN","institution_ids":["https://openalex.org/I75027704"]},{"raw_affiliation_string":"University of Tennessee, Knoxville, TN;","institution_ids":["https://openalex.org/I75027704"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067464561","display_name":"Kerem Akarvardar","orcid":"https://orcid.org/0000-0001-5957-826X"},"institutions":[{"id":"https://openalex.org/I4210139715","display_name":"Institut de Micro\u00e9lectronique, Electromagn\u00e9tisme et Photonique","ror":"https://ror.org/03taa9n66","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I4210095849","https://openalex.org/I4210139715","https://openalex.org/I70900168","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"K. Akarvardar","raw_affiliation_strings":["Institute of Microelectronics Electromagnetism and Photonics, Cedex, France"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics Electromagnetism and Photonics, Cedex, France","institution_ids":["https://openalex.org/I4210139715"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002685370","display_name":"S. Cristoloveanu","orcid":"https://orcid.org/0000-0002-3576-5586"},"institutions":[{"id":"https://openalex.org/I4210139715","display_name":"Institut de Micro\u00e9lectronique, Electromagn\u00e9tisme et Photonique","ror":"https://ror.org/03taa9n66","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I4210095849","https://openalex.org/I4210139715","https://openalex.org/I70900168","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"S. Cristoloveanu","raw_affiliation_strings":["Institute of Microelectronics Electromagnetism and Photonics, Cedex, France"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics Electromagnetism and Photonics, Cedex, France","institution_ids":["https://openalex.org/I4210139715"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030654475","display_name":"Paulo Gentil","orcid":"https://orcid.org/0000-0003-2459-4977"},"institutions":[{"id":"https://openalex.org/I4210139715","display_name":"Institut de Micro\u00e9lectronique, Electromagn\u00e9tisme et Photonique","ror":"https://ror.org/03taa9n66","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I4210095849","https://openalex.org/I4210139715","https://openalex.org/I70900168","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"P. Gentil","raw_affiliation_strings":["Institute of Microelectronics Electromagnetism and Photonics, Cedex, France"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics Electromagnetism and Photonics, Cedex, France","institution_ids":["https://openalex.org/I4210139715"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5111927975"],"corresponding_institution_ids":["https://openalex.org/I1334627681"],"apc_list":null,"apc_paid":null,"fwci":0.3557,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.66451636,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"349","last_page":"352"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10361","display_name":"Silicon Carbide Semiconductor Technologies","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jfet","display_name":"JFET","score":0.766494631767273},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6926287412643433},{"id":"https://openalex.org/keywords/silicon-on-insulator","display_name":"Silicon on insulator","score":0.6354109048843384},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5486676096916199},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.5443778038024902},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5318004488945007},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5297492742538452},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5198805332183838},{"id":"https://openalex.org/keywords/gate-equivalent","display_name":"Gate equivalent","score":0.4972274601459503},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.49478787183761597},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.4816247820854187},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4459741413593292},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.44263580441474915},{"id":"https://openalex.org/keywords/field-effect-transistor","display_name":"Field-effect transistor","score":0.44238147139549255},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39865997433662415},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.36211276054382324},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.33567318320274353},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.29328152537345886},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.2552790939807892},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.24093744158744812},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2235546112060547},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.21528208255767822},{"id":"https://openalex.org/keywords/gate-oxide","display_name":"Gate oxide","score":0.1818053126335144}],"concepts":[{"id":"https://openalex.org/C2778484494","wikidata":"https://www.wikidata.org/wiki/Q385520","display_name":"JFET","level":5,"score":0.766494631767273},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6926287412643433},{"id":"https://openalex.org/C53143962","wikidata":"https://www.wikidata.org/wiki/Q1478788","display_name":"Silicon on insulator","level":3,"score":0.6354109048843384},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5486676096916199},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.5443778038024902},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5318004488945007},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5297492742538452},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5198805332183838},{"id":"https://openalex.org/C60697091","wikidata":"https://www.wikidata.org/wiki/Q5527009","display_name":"Gate equivalent","level":5,"score":0.4972274601459503},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.49478787183761597},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.4816247820854187},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4459741413593292},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.44263580441474915},{"id":"https://openalex.org/C145598152","wikidata":"https://www.wikidata.org/wiki/Q176097","display_name":"Field-effect transistor","level":4,"score":0.44238147139549255},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39865997433662415},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.36211276054382324},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.33567318320274353},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.29328152537345886},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2552790939807892},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.24093744158744812},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2235546112060547},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.21528208255767822},{"id":"https://openalex.org/C2361726","wikidata":"https://www.wikidata.org/wiki/Q5527031","display_name":"Gate oxide","level":4,"score":0.1818053126335144}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1057661.1057745","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1057661.1057745","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 15th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.49000000953674316,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320309398","display_name":"California Institute of Technology","ror":"https://ror.org/05dxps055"},{"id":"https://openalex.org/F4320332375","display_name":"Jet Propulsion Laboratory","ror":"https://ror.org/027k65916"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1543217063","https://openalex.org/W1674706257","https://openalex.org/W2032363749"],"related_works":["https://openalex.org/W2565020286","https://openalex.org/W4361799621","https://openalex.org/W4295177619","https://openalex.org/W2109857948","https://openalex.org/W1017999001","https://openalex.org/W2791832526","https://openalex.org/W2125513386","https://openalex.org/W2538926504","https://openalex.org/W1577365272","https://openalex.org/W1987908008"],"abstract_inverted_index":{"The":[0,53],"G4-FET,":[1],"a":[2,16,37,42,75,80,102],"four-gate":[3],"transistor":[4,27],"compatible":[5],"with":[6],"standard":[7],"silicon-on-insulator":[8],"(SOI)":[9],"CMOS":[10],"technology,":[11],"provides":[12],"unique":[13],"opportunities":[14],"as":[15,74],"logic":[17,76,84,95],"device.":[18],"Combining":[19],"both":[20],"JFET-":[21],"and":[22,41,82],"MOSFET-like":[23],"actions":[24],"within":[25],"one":[26],"body,":[28],"the":[29,60,70,90,109],"G4-FET":[30,71,110],"offers":[31],"two":[32],"side":[33],"(lateral)":[34],"junction-based":[35],"gates,":[36],"top":[38],"MOS":[39,43],"gate,":[40],"back":[44],"gate":[45,85],"that":[46,86,111],"is":[47,72,112],"activated":[48],"by":[49,59],"SOI":[50],"substrate":[51],"biasing.":[52],"G4-FET's":[54],"conduction":[55],"characteristics":[56],"are":[57],"controlled":[58],"combined":[61],"interaction":[62],"of":[63,92],"these":[64],"four":[65],"gates.":[66],"In":[67],"this":[68],"paper,":[69],"demonstrated":[73],"device,":[77],"resulting":[78],"in":[79],"universal":[81],"programmable":[83],"can":[87],"lead":[88],"to":[89],"design":[91,106],"more":[93,114],"efficient":[94,115],"circuits.":[96],"As":[97],"an":[98],"example,":[99],"we":[100],"present":[101],"new":[103],"full":[104],"adder":[105],"based":[107],"on":[108],"significantly":[113],"than":[116],"conventional":[117],"designs.":[118]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}