{"id":"https://openalex.org/W2126120837","doi":"https://doi.org/10.1145/1057661.1057741","title":"Clock skew bounds estimation under power supply and process variations","display_name":"Clock skew bounds estimation under power supply and process variations","publication_year":2005,"publication_date":"2005-04-17","ids":{"openalex":"https://openalex.org/W2126120837","doi":"https://doi.org/10.1145/1057661.1057741","mag":"2126120837"},"language":"en","primary_location":{"id":"doi:10.1145/1057661.1057741","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1057661.1057741","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 15th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066324452","display_name":"Hailin Jiang","orcid":"https://orcid.org/0009-0006-9220-700X"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hailin Jiang","raw_affiliation_strings":["University of CA, Santa Barbara, CA"],"affiliations":[{"raw_affiliation_string":"University of CA, Santa Barbara, CA","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108049879","display_name":"Kai Wang","orcid":"https://orcid.org/0000-0002-2678-0477"},"institutions":[{"id":"https://openalex.org/I144536108","display_name":"Apache (Canada)","ror":"https://ror.org/052vnbj45","country_code":"CA","type":"company","lineage":["https://openalex.org/I144536108"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Kai Wang","raw_affiliation_strings":["Apache Design Solustions, Inc., Mountain View, CA","Apache Design Solustions, Inc., Mountain View, CA#TAB#"],"affiliations":[{"raw_affiliation_string":"Apache Design Solustions, Inc., Mountain View, CA","institution_ids":[]},{"raw_affiliation_string":"Apache Design Solustions, Inc., Mountain View, CA#TAB#","institution_ids":["https://openalex.org/I144536108"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063371595","display_name":"Malgorzata Marek-Sadowska","orcid":"https://orcid.org/0000-0002-3934-7031"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Malgorzata Marek-Sadowska","raw_affiliation_strings":["University of CA, Santa Barbara, CA"],"affiliations":[{"raw_affiliation_string":"University of CA, Santa Barbara, CA","institution_ids":["https://openalex.org/I154570441"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5066324452"],"corresponding_institution_ids":["https://openalex.org/I154570441"],"apc_list":null,"apc_paid":null,"fwci":0.7114,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.74781882,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"332","last_page":"336"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.8749890327453613},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.8722598552703857},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6465412974357605},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.6379963159561157},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.5887956023216248},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5860916972160339},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.5461505651473999},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.51596599817276},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.45742523670196533},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4502508044242859},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.4300524592399597},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4290340542793274},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.23868274688720703},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.20514971017837524},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.17902901768684387},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.14074042439460754},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10762098431587219},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.09035968780517578}],"concepts":[{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.8749890327453613},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.8722598552703857},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6465412974357605},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.6379963159561157},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.5887956023216248},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5860916972160339},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.5461505651473999},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.51596599817276},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.45742523670196533},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4502508044242859},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.4300524592399597},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4290340542793274},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.23868274688720703},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.20514971017837524},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.17902901768684387},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.14074042439460754},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10762098431587219},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.09035968780517578},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1057661.1057741","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1057661.1057741","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 15th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6899999976158142,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2031598025","https://openalex.org/W2124891222","https://openalex.org/W2135079374","https://openalex.org/W2137807823","https://openalex.org/W2138545737","https://openalex.org/W2149447807","https://openalex.org/W2159866772","https://openalex.org/W2798766386","https://openalex.org/W4235178178"],"related_works":["https://openalex.org/W2116259070","https://openalex.org/W2116514610","https://openalex.org/W2088914741","https://openalex.org/W2144282137","https://openalex.org/W2127379989","https://openalex.org/W2028052815","https://openalex.org/W2391115906","https://openalex.org/W2032549010","https://openalex.org/W2066822161","https://openalex.org/W2112814021"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"address":[4],"the":[5,32,53,72,84],"problem":[6],"of":[7,13,27,37,46,59,100],"estimating":[8],"clock-skew":[9],"bounds":[10,36,105],"in":[11,52,115],"presence":[12],"power":[14],"supply":[15],"and":[16,34,79,88],"process":[17,60],"variations.":[18],"We":[19,40,75],"present":[20],"a":[21],"novel":[22],"technique":[23,97],"based":[24],"on":[25],"sequence":[26],"linear":[28],"programs":[29],"to":[30,44,112],"compute":[31],"upper":[33],"lower":[35],"clock":[38,85],"skew.":[39],"apply":[41],"our":[42,64,96],"method":[43,65],"pairs":[45],"sinks":[47],"between":[48],"which":[49,70],"logic":[50],"paths":[51],"circuit":[54],"exist.":[55],"When":[56],"spatial":[57],"correlations":[58],"variations":[61],"are":[62],"known,":[63],"provides":[66],"more":[67],"accurate":[68,77,103],"results":[69,93],"reflect":[71],"real":[73],"design.":[74],"use":[76],"models":[78],"time-domain":[80],"analysis":[81],"ts":[82],"calculate":[83],"network":[86],"delay":[87,89],"sensitivity.":[90],"The":[91],"experimental":[92],"demonstrate":[94],"that":[95],"is":[98],"capable":[99],"providing":[101],"very":[102],"skew":[104],"estimation":[106],"(within":[107],"10%":[108],"error":[109],"as":[110],"compared":[111],"Monte-Carlo":[113],"method)":[114],"acceptable":[116],"run-times.":[117]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}