{"id":"https://openalex.org/W2105848375","doi":"https://doi.org/10.1145/1057661.1057733","title":"A novel clock generation scheme for globally asynchronous locally synchronous systems","display_name":"A novel clock generation scheme for globally asynchronous locally synchronous systems","publication_year":2005,"publication_date":"2005-04-17","ids":{"openalex":"https://openalex.org/W2105848375","doi":"https://doi.org/10.1145/1057661.1057733","mag":"2105848375"},"language":"en","primary_location":{"id":"doi:10.1145/1057661.1057733","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1057661.1057733","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 15th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010366170","display_name":"Kamran Saleh","orcid":null},"institutions":[{"id":"https://openalex.org/I158248296","display_name":"Amirkabir University of Technology","ror":"https://ror.org/04gzbav43","country_code":"IR","type":"education","lineage":["https://openalex.org/I158248296"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Kamran Saleh","raw_affiliation_strings":["Amirkabir University of Technology (Tehran Polytechnic), Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Amirkabir University of Technology (Tehran Polytechnic), Tehran, Iran","institution_ids":["https://openalex.org/I158248296"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069865058","display_name":"Mehrdad Najibi","orcid":null},"institutions":[{"id":"https://openalex.org/I158248296","display_name":"Amirkabir University of Technology","ror":"https://ror.org/04gzbav43","country_code":"IR","type":"education","lineage":["https://openalex.org/I158248296"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mehrdad Najibi","raw_affiliation_strings":["Amirkabir University of Technology (Tehran Polytechnic), Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Amirkabir University of Technology (Tehran Polytechnic), Tehran, Iran","institution_ids":["https://openalex.org/I158248296"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102929684","display_name":"Mohsen Naderi","orcid":"https://orcid.org/0009-0009-7484-0735"},"institutions":[{"id":"https://openalex.org/I158248296","display_name":"Amirkabir University of Technology","ror":"https://ror.org/04gzbav43","country_code":"IR","type":"education","lineage":["https://openalex.org/I158248296"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mohsen Naderi","raw_affiliation_strings":["Amirkabir University of Technology (Tehran Polytechnic), Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Amirkabir University of Technology (Tehran Polytechnic), Tehran, Iran","institution_ids":["https://openalex.org/I158248296"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085021768","display_name":"Hossein Pedram","orcid":"https://orcid.org/0000-0002-2331-0568"},"institutions":[{"id":"https://openalex.org/I158248296","display_name":"Amirkabir University of Technology","ror":"https://ror.org/04gzbav43","country_code":"IR","type":"education","lineage":["https://openalex.org/I158248296"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Hossein Pedram","raw_affiliation_strings":["Amirkabir University of Technology (Tehran Polytechnic), Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Amirkabir University of Technology (Tehran Polytechnic), Tehran, Iran","institution_ids":["https://openalex.org/I158248296"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064193814","display_name":"Mehdi Sedighi","orcid":"https://orcid.org/0000-0002-8304-1304"},"institutions":[{"id":"https://openalex.org/I158248296","display_name":"Amirkabir University of Technology","ror":"https://ror.org/04gzbav43","country_code":"IR","type":"education","lineage":["https://openalex.org/I158248296"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mehdi Sedighi","raw_affiliation_strings":["Amirkabir University of Technology (Tehran Polytechnic), Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Amirkabir University of Technology (Tehran Polytechnic), Tehran, Iran","institution_ids":["https://openalex.org/I158248296"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5010366170"],"corresponding_institution_ids":["https://openalex.org/I158248296"],"apc_list":null,"apc_paid":null,"fwci":1.067,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.79396594,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"296","last_page":"301"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7619485259056091},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7532965540885925},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.705073356628418},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.6784276366233826},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.6439833045005798},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.6376217603683472},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.563164472579956},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5566149353981018},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.4585331380367279},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4516264498233795},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.4508325159549713},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.44113945960998535},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.43707719445228577},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.4225744605064392},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.344210684299469},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2969036400318146},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.08230039477348328}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7619485259056091},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7532965540885925},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.705073356628418},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.6784276366233826},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.6439833045005798},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.6376217603683472},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.563164472579956},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5566149353981018},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.4585331380367279},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4516264498233795},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.4508325159549713},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.44113945960998535},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.43707719445228577},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.4225744605064392},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.344210684299469},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2969036400318146},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.08230039477348328},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1057661.1057733","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1057661.1057733","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 15th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7599999904632568}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W186740131","https://openalex.org/W1496108277","https://openalex.org/W1553739034","https://openalex.org/W1609287256","https://openalex.org/W1657311214","https://openalex.org/W1965748010","https://openalex.org/W2102871594","https://openalex.org/W2117897741","https://openalex.org/W2120480196","https://openalex.org/W2134157563","https://openalex.org/W2146587443","https://openalex.org/W2150872535","https://openalex.org/W2160823654","https://openalex.org/W2168221955","https://openalex.org/W2487142227"],"related_works":["https://openalex.org/W2169622190","https://openalex.org/W2224788396","https://openalex.org/W2169618112","https://openalex.org/W2106078580","https://openalex.org/W4238381000","https://openalex.org/W3013924136","https://openalex.org/W2606047588","https://openalex.org/W2143420037","https://openalex.org/W2151256709","https://openalex.org/W2109769979"],"abstract_inverted_index":{"This":[0],"paper":[1],"focuses":[2],"on":[3,13,53,66],"a":[4,32,49,63,75,80],"clock":[5,27,34,46],"generation":[6],"scheme":[7],"for":[8],"implementation":[9],"of":[10,24,96],"GALS":[11,64,76,88],"circuits":[12],"commercial":[14],"FPGAs":[15,67],"which":[16],"are":[17,29,68],"mostly":[18],"synchronous.":[19],"Previously":[20],"overlooked":[21],"timing":[22],"problems":[23],"existing":[25],"pausible":[26],"generators":[28],"explored":[30],"and":[31,48,94],"novel":[33],"generator":[35,47],"is":[36],"introduced.":[37],"To":[38],"validate":[39],"the":[40,45,71,87,97],"proposed":[41],"solution":[42],"we":[43,73],"implemented":[44],"simple":[50],"port":[51],"controller":[52],"FPGA.":[54],"In":[55],"addition,":[56],"general":[57],"design":[58],"considerations":[59],"to":[60],"successfully":[61],"implement":[62],"circuit":[65],"discussed.":[69],"At":[70],"end":[72],"present":[74],"Reed-Solomon":[77],"decoder":[78],"as":[79],"practical":[81],"example.":[82],"The":[83],"results":[84],"show":[85],"that":[86],"approach":[89],"can":[90],"improve":[91],"both":[92],"power":[93],"performance":[95],"system":[98],"using":[99],"different":[100],"partitioning":[101],"strategies.":[102]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}