{"id":"https://openalex.org/W2139713157","doi":"https://doi.org/10.1145/1057661.1057722","title":"An effective and efficient ATPG-based combinational equivalence checker","display_name":"An effective and efficient ATPG-based combinational equivalence checker","publication_year":2005,"publication_date":"2005-04-17","ids":{"openalex":"https://openalex.org/W2139713157","doi":"https://doi.org/10.1145/1057661.1057722","mag":"2139713157"},"language":"en","primary_location":{"id":"doi:10.1145/1057661.1057722","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1057661.1057722","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 15th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044495182","display_name":"Ronald P. Lajaunie","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ronald P. Lajaunie","raw_affiliation_strings":["Virginia Tech, Blacksburg, Virginia"],"affiliations":[{"raw_affiliation_string":"Virginia Tech, Blacksburg, Virginia","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108516165","display_name":"Michael S. Hsiao","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael S. Hsiao","raw_affiliation_strings":["Virginia Tech, Blacksburg, Virginia"],"affiliations":[{"raw_affiliation_string":"Virginia Tech, Blacksburg, Virginia","institution_ids":["https://openalex.org/I859038795"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5044495182"],"corresponding_institution_ids":["https://openalex.org/I859038795"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.19174026,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"248","last_page":"253"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.8685774803161621},{"id":"https://openalex.org/keywords/equivalence","display_name":"Equivalence (formal languages)","score":0.6586928367614746},{"id":"https://openalex.org/keywords/formal-equivalence-checking","display_name":"Formal equivalence checking","score":0.6561396718025208},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6406064033508301},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.6245587468147278},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.44784536957740784},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38688379526138306},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3408127427101135},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.28396689891815186},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.21141842007637024},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.18958452343940735},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14335426688194275},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.12347179651260376},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.0746021568775177}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.8685774803161621},{"id":"https://openalex.org/C2780069185","wikidata":"https://www.wikidata.org/wiki/Q7977945","display_name":"Equivalence (formal languages)","level":2,"score":0.6586928367614746},{"id":"https://openalex.org/C96654402","wikidata":"https://www.wikidata.org/wiki/Q5469962","display_name":"Formal equivalence checking","level":3,"score":0.6561396718025208},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6406064033508301},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.6245587468147278},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.44784536957740784},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38688379526138306},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3408127427101135},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.28396689891815186},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.21141842007637024},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.18958452343940735},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14335426688194275},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.12347179651260376},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0746021568775177},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1057661.1057722","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1057661.1057722","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 15th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1604839858","https://openalex.org/W1879281873","https://openalex.org/W1977294468","https://openalex.org/W2044560939","https://openalex.org/W2053446892","https://openalex.org/W2069560114","https://openalex.org/W2075959177","https://openalex.org/W2080267935","https://openalex.org/W2097997295","https://openalex.org/W2103202014","https://openalex.org/W2111994103","https://openalex.org/W2117783862","https://openalex.org/W2118346508","https://openalex.org/W2129369779","https://openalex.org/W2137035823","https://openalex.org/W2139171217","https://openalex.org/W2142785340","https://openalex.org/W2155562553","https://openalex.org/W2161280291","https://openalex.org/W2162226695","https://openalex.org/W2167659005","https://openalex.org/W4237163049"],"related_works":["https://openalex.org/W2117563988","https://openalex.org/W2120257283","https://openalex.org/W2132684947","https://openalex.org/W1412895167","https://openalex.org/W2363848182","https://openalex.org/W2165817266","https://openalex.org/W2117120663","https://openalex.org/W1493811107","https://openalex.org/W4238986168","https://openalex.org/W4240466429"],"abstract_inverted_index":{"An":[0],"effective":[1],"and":[2],"efficient":[3],"ATPG-based":[4],"combinational":[5],"equivalence":[6],"checker.":[7]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}