{"id":"https://openalex.org/W2137674513","doi":"https://doi.org/10.1145/1057661.1057709","title":"An EFSM-based approach for functional ATPG","display_name":"An EFSM-based approach for functional ATPG","publication_year":2005,"publication_date":"2005-04-17","ids":{"openalex":"https://openalex.org/W2137674513","doi":"https://doi.org/10.1145/1057661.1057709","mag":"2137674513"},"language":"en","primary_location":{"id":"doi:10.1145/1057661.1057709","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1057661.1057709","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 15th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040302302","display_name":"Franco Fummi","orcid":"https://orcid.org/0000-0002-4404-5791"},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Franco Fummi","raw_affiliation_strings":["Dipartimento di Informatica, Strada le Grazie, Verona, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Informatica, Strada le Grazie, Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023565015","display_name":"C. Marconcini","orcid":null},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Cristina Marconcini","raw_affiliation_strings":["Dipartimento di Informatica, Strada le Grazie, Verona, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Informatica, Strada le Grazie, Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025088388","display_name":"Graziano Pravadelli","orcid":"https://orcid.org/0000-0002-7833-1673"},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Graziano Pravadelli","raw_affiliation_strings":["Dipartimento di Informatica, Strada le Grazie, Verona, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Informatica, Strada le Grazie, Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5040302302"],"corresponding_institution_ids":["https://openalex.org/I119439378"],"apc_list":null,"apc_paid":null,"fwci":0.3514,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.63378161,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"197","last_page":"200"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9926999807357788,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9926999807357788,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9919000267982483,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10876","display_name":"Fault Detection and Control Systems","score":0.98580002784729,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/extended-finite-state-machine","display_name":"Extended finite-state machine","score":0.8697115182876587},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.7305615544319153},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6763510704040527},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3025325536727905},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.17541447281837463},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.138685941696167}],"concepts":[{"id":"https://openalex.org/C181062253","wikidata":"https://www.wikidata.org/wiki/Q5421886","display_name":"Extended finite-state machine","level":3,"score":0.8697115182876587},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.7305615544319153},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6763510704040527},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3025325536727905},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.17541447281837463},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.138685941696167},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1057661.1057709","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1057661.1057709","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 15th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1567363020","https://openalex.org/W1590183920","https://openalex.org/W1996524997","https://openalex.org/W2038118137","https://openalex.org/W2060461359","https://openalex.org/W2062897452","https://openalex.org/W2077222678","https://openalex.org/W2078065502","https://openalex.org/W2097939575","https://openalex.org/W2102705480","https://openalex.org/W2170087482","https://openalex.org/W2493328864","https://openalex.org/W3140801468"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2161953653","https://openalex.org/W2134432034","https://openalex.org/W2123116871","https://openalex.org/W190964694","https://openalex.org/W1982101151","https://openalex.org/W275501369","https://openalex.org/W2103079041","https://openalex.org/W2100958252","https://openalex.org/W2167683537"],"abstract_inverted_index":{"This":[0],"paper":[1,93],"presents":[2],"an":[3,69],"EFSM-based":[4],"approach":[5],"for":[6,36],"functional":[7,38],"automatic":[8],"test":[9,64],"pattern":[10],"generation":[11],"(ATPG).":[12],"It":[13],"shows":[14],"how":[15],"a":[16,28,37,41,95],"particular":[17],"kind":[18],"of":[19,40],"extended":[20],"FSM":[21],"(EFSM)":[22],"can":[23,71],"be":[24,53],"efficiently":[25],"traversed":[26],"by":[27],"pseudo-determinist":[29],"ATPG":[30,44,58],"to":[31,52],"control":[32],"and":[33],"propagate":[34],"faults":[35],"description":[39],"design.":[42,62],"Functional":[43],"on":[45,59,67,77],"such":[46,68],"EFSM":[47,70,100],"models":[48],"have":[49],"been":[50],"showed":[51],"more":[54],"efficient":[55],"than":[56],"the":[57,60,78,99],"original":[61,79],"However,":[63],"sequences":[65],"generated":[66],"lose":[72],"their":[73],"efficacy":[74],"when":[75],"simulated":[76],"description,":[80],"since":[81],"they":[82],"may":[83],"show":[84],"some":[85],"timing":[86],"discrepancies.":[87],"To":[88],"solve":[89],"this":[90,92],"problem,":[91],"propose":[94],"strategy":[96],"that":[97],"manipulates":[98],"model.":[101]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}