{"id":"https://openalex.org/W2114428881","doi":"https://doi.org/10.1145/1057661.1057700","title":"Interconnect capacitance extraction for system LCD circuits","display_name":"Interconnect capacitance extraction for system LCD circuits","publication_year":2005,"publication_date":"2005-04-17","ids":{"openalex":"https://openalex.org/W2114428881","doi":"https://doi.org/10.1145/1057661.1057700","mag":"2114428881"},"language":"en","primary_location":{"id":"doi:10.1145/1057661.1057700","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1057661.1057700","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 15th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110210813","display_name":"Yoshihiro Uchida","orcid":null},"institutions":[{"id":"https://openalex.org/I98285908","display_name":"The University of Osaka","ror":"https://ror.org/035t8zc32","country_code":"JP","type":"education","lineage":["https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yoshihiro Uchida","raw_affiliation_strings":["Osaka University, Osaka, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Osaka University, Osaka, Japan","institution_ids":["https://openalex.org/I98285908"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102244354","display_name":"Sadahiro Tani","orcid":null},"institutions":[{"id":"https://openalex.org/I1317171322","display_name":"National Archives and Records Administration","ror":"https://ror.org/032214n64","country_code":"US","type":"archive","lineage":["https://openalex.org/I1317171322"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sadahiro Tani","raw_affiliation_strings":["SHARP Corporation"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SHARP Corporation","institution_ids":["https://openalex.org/I1317171322"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002405139","display_name":"Masanori Hashimoto","orcid":"https://orcid.org/0000-0002-0377-2108"},"institutions":[{"id":"https://openalex.org/I98285908","display_name":"The University of Osaka","ror":"https://ror.org/035t8zc32","country_code":"JP","type":"education","lineage":["https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masanori Hashimoto","raw_affiliation_strings":["Osaka University, Osaka, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Osaka University, Osaka, Japan","institution_ids":["https://openalex.org/I98285908"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108626659","display_name":"Shuji Tsukiyama","orcid":null},"institutions":[{"id":"https://openalex.org/I96679780","display_name":"Chuo University","ror":"https://ror.org/03qvqb743","country_code":"JP","type":"education","lineage":["https://openalex.org/I96679780"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shuji Tsukiyama","raw_affiliation_strings":["Chuo University","[Chuo-University]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chuo University","institution_ids":["https://openalex.org/I96679780"]},{"raw_affiliation_string":"[Chuo-University]","institution_ids":["https://openalex.org/I96679780"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020776893","display_name":"Isao Shirakawa","orcid":null},"institutions":[{"id":"https://openalex.org/I180941496","display_name":"University of Hyogo","ror":"https://ror.org/0151bmh98","country_code":"JP","type":"education","lineage":["https://openalex.org/I180941496"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Isao Shirakawa","raw_affiliation_strings":["University of Hyogo","University of Hyogo;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Hyogo","institution_ids":["https://openalex.org/I180941496"]},{"raw_affiliation_string":"University of Hyogo;","institution_ids":["https://openalex.org/I180941496"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"160","last_page":"163"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10739","display_name":"Electromagnetic Scattering and Analysis","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10739","display_name":"Electromagnetic Scattering and Analysis","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.814144492149353},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6118454337120056},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5939680933952332},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5812773108482361},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5501372814178467},{"id":"https://openalex.org/keywords/solver","display_name":"Solver","score":0.44041708111763},{"id":"https://openalex.org/keywords/liquid-crystal-display","display_name":"Liquid-crystal display","score":0.43654462695121765},{"id":"https://openalex.org/keywords/interpolation","display_name":"Interpolation (computer graphics)","score":0.42287677526474},{"id":"https://openalex.org/keywords/parasitic-capacitance","display_name":"Parasitic capacitance","score":0.42025405168533325},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.27657949924468994},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22696629166603088},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.11611995100975037},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.08365252614021301}],"concepts":[{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.814144492149353},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6118454337120056},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5939680933952332},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5812773108482361},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5501372814178467},{"id":"https://openalex.org/C2778770139","wikidata":"https://www.wikidata.org/wiki/Q1966904","display_name":"Solver","level":2,"score":0.44041708111763},{"id":"https://openalex.org/C128019096","wikidata":"https://www.wikidata.org/wiki/Q83341","display_name":"Liquid-crystal display","level":2,"score":0.43654462695121765},{"id":"https://openalex.org/C137800194","wikidata":"https://www.wikidata.org/wiki/Q11713455","display_name":"Interpolation (computer graphics)","level":3,"score":0.42287677526474},{"id":"https://openalex.org/C154318817","wikidata":"https://www.wikidata.org/wiki/Q2157249","display_name":"Parasitic capacitance","level":4,"score":0.42025405168533325},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.27657949924468994},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22696629166603088},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11611995100975037},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.08365252614021301},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C104114177","wikidata":"https://www.wikidata.org/wiki/Q79782","display_name":"Motion (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1057661.1057700","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1057661.1057700","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 15th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1539859190","https://openalex.org/W1540888280","https://openalex.org/W2034233815","https://openalex.org/W2104861525","https://openalex.org/W2106480951","https://openalex.org/W2108368155","https://openalex.org/W2124747208","https://openalex.org/W6632514148"],"related_works":["https://openalex.org/W2014709025","https://openalex.org/W2155019192","https://openalex.org/W2186864281","https://openalex.org/W4255427455","https://openalex.org/W2394267858","https://openalex.org/W2361013356","https://openalex.org/W2123990484","https://openalex.org/W4249035840","https://openalex.org/W2358278840","https://openalex.org/W2090201753"],"abstract_inverted_index":{"This":[0,86],"paper":[1,87],"discusses":[2],"interconnect":[3,59],"capacitance":[4,12,41,68,78,122],"extraction":[5,42,95],"for":[6,51,97,120],"system":[7,52],"LCD":[8,53,111],"circuits,":[9],"where":[10],"coupling":[11,69],"is":[13],"much":[14],"significant":[15],"since":[16],"a":[17,29,77,82],"ground":[18],"plane":[19],"locates":[20],"far":[21],"away":[22],"unlike":[23],"LSI":[24],"interconnects.":[25],"We":[26],"focus":[27],"on":[28],"pattern":[30],"matching":[31],"method":[32],"with":[33],"interpolation":[34],"to":[35],"implement":[36],"an":[37],"accurate":[38,121],"and":[39,44,71,94,107],"efficient":[40,117],"system,":[43],"present":[45],"good":[46],"implementations":[47],"that":[48,104],"are":[49,61,105],"suitable":[50],"circuits.":[54,113],"To":[55],"reduce":[56],"computational":[57],"cost,":[58],"structures":[60,103,109],"spatially":[62],"divided":[63],"into":[64],"several":[65],"sub-regions":[66],"considering":[67],"range,":[70],"analyzed":[72],"in":[73,101,110],"each":[74],"sub-region":[75],"using":[76],"database":[79],"pre-characterized":[80],"by":[81],"3-D":[83],"field":[84],"solver.":[85],"evaluates":[88],"tradeoff":[89],"curves":[90],"between":[91],"characterization":[92],"cost":[93],"accuracy":[96],"four":[98],"division":[99,118],"methods":[100,119],"lattice":[102],"basic":[106],"common":[108],"driver":[112],"Experimental":[114],"results":[115],"reveal":[116],"extraction.":[123]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}