{"id":"https://openalex.org/W2160137414","doi":"https://doi.org/10.1145/1057661.1057693","title":"System level design language extensions for timed/untimed digital-analog combined system design","display_name":"System level design language extensions for timed/untimed digital-analog combined system design","publication_year":2005,"publication_date":"2005-04-17","ids":{"openalex":"https://openalex.org/W2160137414","doi":"https://doi.org/10.1145/1057661.1057693","mag":"2160137414"},"language":"en","primary_location":{"id":"doi:10.1145/1057661.1057693","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1057661.1057693","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 15th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101864545","display_name":"Yu Liu","orcid":"https://orcid.org/0000-0001-6929-1481"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Yu Liu","raw_affiliation_strings":["The University of Tokyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044331863","display_name":"Thanyapat Sakunkonchak","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Thanyapat Sakunkonchak","raw_affiliation_strings":["The University of Tokyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103025045","display_name":"Satoshi Komatsu","orcid":"https://orcid.org/0000-0002-9180-9053"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Satoshi Komatsu","raw_affiliation_strings":["The University of Tokyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027837299","display_name":"Masahiro Fujita","orcid":"https://orcid.org/0000-0002-6516-4175"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiro Fujita","raw_affiliation_strings":["The University of Tokyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5101864545"],"corresponding_institution_ids":["https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":0.2578,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.61468963,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"46","issue":null,"first_page":"130","last_page":"133"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.800618052482605},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.6497752666473389},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.5816447138786316},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.44401755928993225},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3400138020515442},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3285241723060608},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.11205706000328064}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.800618052482605},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.6497752666473389},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.5816447138786316},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.44401755928993225},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3400138020515442},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3285241723060608},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.11205706000328064},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1057661.1057693","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1057661.1057693","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 15th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1498455513","https://openalex.org/W2114571153","https://openalex.org/W2126173506","https://openalex.org/W2137339287","https://openalex.org/W2151847832","https://openalex.org/W2156309679"],"related_works":["https://openalex.org/W2380573388","https://openalex.org/W2369636957","https://openalex.org/W2029465934","https://openalex.org/W4231087120","https://openalex.org/W2544687545","https://openalex.org/W2375357969","https://openalex.org/W2151535469","https://openalex.org/W1631301428","https://openalex.org/W2371841467","https://openalex.org/W1885396597"],"abstract_inverted_index":{"Recently,":[0],"System":[1],"Level":[2],"Design":[3],"Languages":[4],"(SLDL)":[5],"which":[6,75],"can":[7,96],"describe":[8,29],"both":[9,68],"hardware":[10],"and":[11,30,45,70,77,86],"software":[12],"aspects":[13],"of":[14,22],"the":[15,56,93,107,134,140],"design":[16],"are":[17,81],"getting":[18],"attentions.":[19],"Mixed-signal":[20],"extensions":[21],"SLDL":[23,27],"enable":[24],"current":[25,125],"discrete-oriented":[26],"to":[28],"simulate":[31],"not":[32],"only":[33],"digital":[34],"systems":[35,80],"but":[36],"also":[37,90],"Digital-Analog":[38],"mixed-signal":[39],"systems.":[40],"The":[41],"synchronization":[42,65,94],"between":[43],"discrete":[44,76],"continuous":[46,78,130],"system":[47],"is":[48,117],"wildly":[49],"regarded":[50],"as":[51,102],"a":[52,110,123],"critical":[53],"part":[54],"in":[55],"extensions.":[57],"In":[58,106],"this":[59],"paper,":[60],"we":[61],"present":[62],"an":[63],"event-driven":[64],"approach":[66],"for":[67],"timed":[69],"untimed":[71],"system-level":[72,142],"designs":[73],"through":[74],"time":[79,115],"synchronized":[82],"via":[83],"Analog-Digital(AD)":[84],"events":[85],"Digital-Analog(DA)":[87],"events.":[88],"We":[89],"demonstrate":[91],"how":[92],"method":[95],"be":[97],"incorporated":[98],"into":[99],"SLDL,":[100],"such":[101],"SpecC[4]'s":[103],"simulation":[104,112],"kernel.":[105],"extended":[108,135],"kernel,":[109],"new":[111],"cycle,":[113],"AD":[114],"cycle":[116],"introduced.":[118],"A":[119],"preliminary":[120],"evaluation":[121],"on":[122],"spike-based":[124],"mode":[126],"ADC[8]":[127],"with":[128],"CNT-based":[129],"description":[131],"shows":[132],"that":[133],"kernel":[136],"works":[137],"well":[138],"under":[139],"timed/untimed":[141],"description.":[143]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}