{"id":"https://openalex.org/W2113688144","doi":"https://doi.org/10.1145/1057661.1057687","title":"On equivalence checking and logic synthesis of circuits with a common specification","display_name":"On equivalence checking and logic synthesis of circuits with a common specification","publication_year":2005,"publication_date":"2005-04-17","ids":{"openalex":"https://openalex.org/W2113688144","doi":"https://doi.org/10.1145/1057661.1057687","mag":"2113688144"},"language":"en","primary_location":{"id":"doi:10.1145/1057661.1057687","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1057661.1057687","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 15th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110262961","display_name":"Eugene Goldberg","orcid":null},"institutions":[{"id":"https://openalex.org/I148283060","display_name":"Lawrence Berkeley National Laboratory","ror":"https://ror.org/02jbv0t02","country_code":"US","type":"facility","lineage":["https://openalex.org/I1330989302","https://openalex.org/I148283060","https://openalex.org/I39565521"]},{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Eugene Goldberg","raw_affiliation_strings":["Cadence Berkeley Labs, Berkeley, CA","Cadence Berkeley Laboratories, Berkeley CA"],"affiliations":[{"raw_affiliation_string":"Cadence Berkeley Labs, Berkeley, CA","institution_ids":["https://openalex.org/I66217453","https://openalex.org/I148283060"]},{"raw_affiliation_string":"Cadence Berkeley Laboratories, Berkeley CA","institution_ids":["https://openalex.org/I148283060"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5110262961"],"corresponding_institution_ids":["https://openalex.org/I148283060","https://openalex.org/I66217453"],"apc_list":null,"apc_paid":null,"fwci":1.6831,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.85064312,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"102","last_page":"107"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9894000291824341,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9871000051498413,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/equivalence","display_name":"Equivalence (formal languages)","score":0.6313088536262512},{"id":"https://openalex.org/keywords/formal-equivalence-checking","display_name":"Formal equivalence checking","score":0.6273438930511475},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6170615553855896},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5136787295341492},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.47752702236175537},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4572463035583496},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.45287925004959106},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4461020827293396},{"id":"https://openalex.org/keywords/logical-equivalence","display_name":"Logical equivalence","score":0.4205366373062134},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.38144344091415405},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.34948527812957764},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.28584927320480347},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.28037023544311523},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.13343504071235657},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09549447894096375}],"concepts":[{"id":"https://openalex.org/C2780069185","wikidata":"https://www.wikidata.org/wiki/Q7977945","display_name":"Equivalence (formal languages)","level":2,"score":0.6313088536262512},{"id":"https://openalex.org/C96654402","wikidata":"https://www.wikidata.org/wiki/Q5469962","display_name":"Formal equivalence checking","level":3,"score":0.6273438930511475},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6170615553855896},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5136787295341492},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.47752702236175537},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4572463035583496},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.45287925004959106},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4461020827293396},{"id":"https://openalex.org/C70846408","wikidata":"https://www.wikidata.org/wiki/Q220433","display_name":"Logical equivalence","level":3,"score":0.4205366373062134},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.38144344091415405},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.34948527812957764},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.28584927320480347},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.28037023544311523},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.13343504071235657},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09549447894096375},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1057661.1057687","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1057661.1057687","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 15th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.85.2217","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.85.2217","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://eigold.tripod.com/papers/glsvlsi-2005.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2069560114","https://openalex.org/W2117783862","https://openalex.org/W2137035823","https://openalex.org/W2147897801","https://openalex.org/W2161280291","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2386022279","https://openalex.org/W2113700423","https://openalex.org/W3129977055","https://openalex.org/W2108229542","https://openalex.org/W3148292035","https://openalex.org/W1966764473","https://openalex.org/W2370649629","https://openalex.org/W2362510906","https://openalex.org/W1984491986","https://openalex.org/W1488117239"],"abstract_inverted_index":{"In":[0],"this":[1,86],"paper":[2],"we":[3],"develop":[4],"a":[5,17,30,56,59,63,84,98,102,109],"theory":[6],"of":[7,14,58,90,122],"equivalence":[8],"checking":[9,73],"(EC)":[10],"and":[11,46,92],"logic":[12],"synthesis":[13],"circuits":[15,26,75],"with":[16,101],"common":[18],"specification":[19,57],"(CS).":[20],"We":[21,67,94,116],"show":[22,95],"that":[23,39,120],"two":[24],"combinational":[25],"N1":[27,91,100,123],"N2":[28,77,111,124],"have":[29,78],"CS":[31,129],"iff":[32],"they":[33],"can":[34,106],"be":[35],"partitioned":[36],"into":[37,65],"subcircuits":[38],"are":[40,47],"connected":[41],"\"in":[42],"the":[43,79,113],"same":[44,80,114],"way\"":[45],"toggle":[48],"equivalent.":[49],"This":[50],"fact":[51],"allows":[52],"one":[53,105],"to":[54],"represent":[55],"circuit":[60,99,110],"implicitly":[61],"as":[62],"partitioning":[64],"subcircuits.":[66],"give":[68,117],"an":[69],"efficient":[70],"procedure":[71,87],"for":[72],"if":[74,127],"N1,":[76],"predefined":[81,103],"specification.":[82,115],"As":[83],"\"by-product\",":[85],"performs":[88],"EC":[89,121],"N2.":[93],"how,":[96],"given":[97],"specification,":[104],"efficiently":[107],"build":[108],"satisfying":[112],"experimental":[118],"evidence":[119],"is":[125,130],"hard":[126],"their":[128],"unknown.":[131]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}