{"id":"https://openalex.org/W2106250731","doi":"https://doi.org/10.1145/1057661.1057678","title":"PIM lite","display_name":"PIM lite","publication_year":2005,"publication_date":"2005-04-17","ids":{"openalex":"https://openalex.org/W2106250731","doi":"https://doi.org/10.1145/1057661.1057678","mag":"2106250731"},"language":"en","primary_location":{"id":"doi:10.1145/1057661.1057678","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1057661.1057678","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 15th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070583152","display_name":"Shyamkumar Thoziyoor","orcid":null},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Shyamkumar Thoziyoor","raw_affiliation_strings":["University of Notre Dame"],"affiliations":[{"raw_affiliation_string":"University of Notre Dame","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026229568","display_name":"Jay Brockman","orcid":null},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jay Brockman","raw_affiliation_strings":["University of Notre Dame"],"affiliations":[{"raw_affiliation_string":"University of Notre Dame","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062626501","display_name":"Daniel Rinzler","orcid":null},"institutions":[{"id":"https://openalex.org/I133543626","display_name":"Harvey Mudd College","ror":"https://ror.org/025ecfn45","country_code":"US","type":"education","lineage":["https://openalex.org/I133543626"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daniel Rinzler","raw_affiliation_strings":["Harvey Mudd College"],"affiliations":[{"raw_affiliation_string":"Harvey Mudd College","institution_ids":["https://openalex.org/I133543626"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5070583152"],"corresponding_institution_ids":["https://openalex.org/I107639228"],"apc_list":null,"apc_paid":null,"fwci":0.3557,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.66336123,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"64","last_page":"69"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.79976886510849},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.6844275593757629},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5253797769546509},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4892008304595947},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4778182804584503},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4380023777484894},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.4357486367225647},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3479031026363373},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2685090899467468}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.79976886510849},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.6844275593757629},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5253797769546509},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4892008304595947},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4778182804584503},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4380023777484894},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.4357486367225647},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3479031026363373},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2685090899467468}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1057661.1057678","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1057661.1057678","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 15th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4300000071525574,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W72284011","https://openalex.org/W1990433043","https://openalex.org/W2052652173","https://openalex.org/W2094332102","https://openalex.org/W2114440330","https://openalex.org/W2128986352","https://openalex.org/W2134849712","https://openalex.org/W2152484003"],"related_works":["https://openalex.org/W2115561485","https://openalex.org/W1985089255","https://openalex.org/W2010970156","https://openalex.org/W2153202644","https://openalex.org/W2105895556","https://openalex.org/W2733115356","https://openalex.org/W2377593213","https://openalex.org/W4235861380","https://openalex.org/W2106625514","https://openalex.org/W3089467468"],"abstract_inverted_index":{"PIM":[0,13],"Lite":[1,14],"is":[2],"a":[3,8,16,21,41],"processor-in-memory":[4],"prototype":[5],"implemented":[6],"in":[7,37],"0.18":[9],"micron":[10],"logic":[11],"process.":[12],"provides":[15],"complete":[17],"working":[18],"demonstration":[19],"of":[20],"minimal-state,":[22],"lightweight":[23],"multithreaded":[24],"processor":[25,31],"with":[26],"low-overhead":[27],"thread":[28,35],"swapping.":[29],"Minimizing":[30],"state":[32,36],"by":[33],"keeping":[34],"memory":[38],"and":[39,44,51],"using":[40],"regular,":[42],"tiled":[43],"memory-centric":[45],"design":[46],"greatly":[47],"simplified":[48],"VLSI":[49],"development":[50],"testing.":[52]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}