{"id":"https://openalex.org/W2163301607","doi":"https://doi.org/10.1145/1057661.1057672","title":"Characterization of the impact of interconnect design on the capacitive load driven by a global clock distribution","display_name":"Characterization of the impact of interconnect design on the capacitive load driven by a global clock distribution","publication_year":2005,"publication_date":"2005-04-17","ids":{"openalex":"https://openalex.org/W2163301607","doi":"https://doi.org/10.1145/1057661.1057672","mag":"2163301607"},"language":"en","primary_location":{"id":"doi:10.1145/1057661.1057672","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1057661.1057672","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 15th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077108508","display_name":"Gerald G Lopez","orcid":"https://orcid.org/0009-0004-1830-6670"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. G. Lopez","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, GA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090543609","display_name":"Giovanni Fiorenza","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. Fiorenza","raw_affiliation_strings":["IBM Thomas J. Watson Research Center, Yorktown Heights, NY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY","institution_ids":["https://openalex.org/I4210114115"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086941799","display_name":"T. Bucelot","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T. Bucelot","raw_affiliation_strings":["IBM Thomas J. Watson Research Center, Yorktown Heights, NY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY","institution_ids":["https://openalex.org/I4210114115"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054155143","display_name":"P.J. Restle","orcid":"https://orcid.org/0000-0002-3124-4265"},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Restle","raw_affiliation_strings":["IBM Thomas J. Watson Research Center, Yorktown Heights, NY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY","institution_ids":["https://openalex.org/I4210114115"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042008601","display_name":"Mary Lanzerotti","orcid":"https://orcid.org/0000-0001-7802-1117"},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Y. Lanzerotti","raw_affiliation_strings":["IBM Thomas J. Watson Research Center, Yorktown Heights, NY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY","institution_ids":["https://openalex.org/I4210114115"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"38","last_page":"43"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5834180116653442},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5831111073493958},{"id":"https://openalex.org/keywords/capacitive-sensing","display_name":"Capacitive sensing","score":0.5263805985450745},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.4976189434528351},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48644447326660156},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.48270130157470703},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4081224203109741},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.31659871339797974},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3021191656589508}],"concepts":[{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5834180116653442},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5831111073493958},{"id":"https://openalex.org/C206755178","wikidata":"https://www.wikidata.org/wiki/Q1131271","display_name":"Capacitive sensing","level":2,"score":0.5263805985450745},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.4976189434528351},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48644447326660156},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.48270130157470703},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4081224203109741},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31659871339797974},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3021191656589508}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1057661.1057672","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1057661.1057672","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 15th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6100000143051147,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1540004773","https://openalex.org/W1556480701","https://openalex.org/W2115468286","https://openalex.org/W2123512677","https://openalex.org/W2169468042"],"related_works":["https://openalex.org/W39373273","https://openalex.org/W3102847316","https://openalex.org/W3172386668","https://openalex.org/W2045392317","https://openalex.org/W2387235933","https://openalex.org/W2123880708","https://openalex.org/W3003770219","https://openalex.org/W2362169398","https://openalex.org/W2139353707","https://openalex.org/W3083915265"],"abstract_inverted_index":{"Power":[0],"reduction":[1,282,303],"techniques":[2],"are":[3,61,65,274,317],"a":[4,35,132,231,279],"critical":[5],"issue":[6],"in":[7,88,175,328],"the":[8,22,26,39,47,53,56,78,89,94,106,113,121,128,142,156,162,167,176,188,199,203,210,214,218,227,251,294,297,301,305,329],"design":[9,146,158,232,266,272,323,330],"of":[10,46,55,80,150,166,190,201,209,230,283,332],"today's":[11],"ULSI":[12],"chips.":[13,334],"This":[14,183],"paper":[15,160],"is":[16,34,50,83,98,116,124,131,138,222,268,287,307],"concerned":[17],"with":[18,187],"methods":[19],"to":[20,38,104,118,140,197,217,285,293,309],"characterize":[21],"capacitive":[23,48,114,220,228,280],"load":[24,49,115,169,221,229,253,281,302],"on":[25,235,255],"POWER4":[27,178],"on-chip":[28,57],"global":[29,91,95],"clock":[30,92,96,168],"distribution":[31,97],"[1],":[32,181],"which":[33],"large":[36,318],"contributor":[37],"overall":[40],"chip":[41,90,109,157,219],"power":[42,86],"dissipation.":[43],"A":[44],"characterization":[45,165,184],"needed":[51,139],"because":[52,120],"contributions":[54],"devices":[58,151],"and":[59,64,100,126,144,152,224,237,276],"interconnections":[60],"typically":[62],"overestimated":[63],"not":[66],"well":[67],"understood":[68],"for":[69,148,170,194,243,289,304],"high":[70,85,312],"performance":[71],"microprocessors.":[72],"One":[73],"problem":[74],"that":[75,213,250,278,300,320],"results":[76,247,298],"from":[77,205],"lack":[79],"this":[81,195],"information":[82],"excessively":[84],"dissipation":[87],"distribution;":[93],"over-designed":[99],"stronger":[101],"than":[102],"necessary":[103],"drive":[105],"actual":[107],"(lower)":[108],"load.":[110],"Information":[111],"about":[112],"difficult":[117],"obtain":[119],"data":[122,130,147,204,211],"volume":[123],"large,":[125],"extracting":[127,202],"interconnect":[129,265],"complex":[133],"task.":[134],"Sophisticated":[135],"computer":[136],"software":[137,192],"extract":[141],"circuit":[143],"physical":[145],"hundreds":[149],"wire":[153,215,252],"segments":[154],"within":[155],"schedule.This":[159],"presents":[161],"first":[163],"comprehensive":[164],"ASIC-like":[171],"control":[172],"logic":[173],"designs":[174],"1.3GHz":[177],"microprocessor":[179],"core":[180,306],"[2].":[182],"was":[185],"achieved":[186],"use":[189],"sophisticated":[191],"written":[193],"study":[196],"accomplish":[198],"task":[200],"these":[206],"designs.":[207,245],"Analysis":[208],"shows":[212],"contribution":[216,254],"significant":[223],"can":[225,259],"increase":[226],"by":[233,238],"30%":[234],"average":[236],"as":[239,241,311,313],"much":[240],"130%":[242],"some":[244],"The":[246],"also":[248],"suggest":[249],"each":[256,290],"metal":[257],"layer":[258],"be":[260,310],"reduced":[261],"if":[262],"an":[263],"alternate":[264,271,322],"style":[267,324],"selected.":[269],"Two":[270],"styles":[273],"presented":[275],"show":[277,299],"8.4%":[284],"20%":[286],"expected":[288,308],"design.":[291],"Extended":[292],"entire":[295],"chip,":[296],"10%.":[314],"These":[315],"values":[316],"enough":[319],"one":[321],"has":[325],"been":[326],"implemented":[327],"methodology":[331],"future":[333]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}