{"id":"https://openalex.org/W2123684886","doi":"https://doi.org/10.1145/1055626.1055647","title":"Fault tolerant bus architecture for deep submicron based processors","display_name":"Fault tolerant bus architecture for deep submicron based processors","publication_year":2005,"publication_date":"2005-03-01","ids":{"openalex":"https://openalex.org/W2123684886","doi":"https://doi.org/10.1145/1055626.1055647","mag":"2123684886"},"language":"en","primary_location":{"id":"doi:10.1145/1055626.1055647","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1055626.1055647","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"N. Venkateswaran","orcid":null},"institutions":[{"id":"https://openalex.org/I4210096444","display_name":"India Diabetes Research Foundation","ror":"https://ror.org/00pzxxx15","country_code":"IN","type":"facility","lineage":["https://openalex.org/I4210096444"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"N. Venkateswaran","raw_affiliation_strings":["Waran Research Foundation, Chennai, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Waran Research Foundation, Chennai, India","institution_ids":["https://openalex.org/I4210096444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102020149","display_name":"S. Balaji","orcid":"https://orcid.org/0000-0001-8919-2042"},"institutions":[{"id":"https://openalex.org/I4210096444","display_name":"India Diabetes Research Foundation","ror":"https://ror.org/00pzxxx15","country_code":"IN","type":"facility","lineage":["https://openalex.org/I4210096444"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. Balaji","raw_affiliation_strings":["Waran Research Foundation, Chennai, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Waran Research Foundation, Chennai, India","institution_ids":["https://openalex.org/I4210096444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035050286","display_name":"V. Sridhar","orcid":null},"institutions":[{"id":"https://openalex.org/I4210096444","display_name":"India Diabetes Research Foundation","ror":"https://ror.org/00pzxxx15","country_code":"IN","type":"facility","lineage":["https://openalex.org/I4210096444"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"V. Sridhar","raw_affiliation_strings":["Waran Research Foundation, Chennai, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Waran Research Foundation, Chennai, India","institution_ids":["https://openalex.org/I4210096444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210096444"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.18818646,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"33","issue":"1","first_page":"148","last_page":"155"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electromigration","display_name":"Electromigration","score":0.7913150191307068},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.689413845539093},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.6132447123527527},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6111841201782227},{"id":"https://openalex.org/keywords/spare-part","display_name":"Spare part","score":0.59005206823349},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47644880414009094},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4630472958087921},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.43673911690711975},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4151144027709961},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39651742577552795},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.36442938446998596},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.27929896116256714},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2024579644203186}],"concepts":[{"id":"https://openalex.org/C138055206","wikidata":"https://www.wikidata.org/wiki/Q1319010","display_name":"Electromigration","level":2,"score":0.7913150191307068},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.689413845539093},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.6132447123527527},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6111841201782227},{"id":"https://openalex.org/C194648553","wikidata":"https://www.wikidata.org/wiki/Q1364774","display_name":"Spare part","level":2,"score":0.59005206823349},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47644880414009094},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4630472958087921},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.43673911690711975},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4151144027709961},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39651742577552795},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.36442938446998596},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.27929896116256714},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2024579644203186},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1055626.1055647","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1055626.1055647","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","score":0.4099999964237213,"display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1490883245","https://openalex.org/W1554885925","https://openalex.org/W1972563218","https://openalex.org/W2011510039","https://openalex.org/W2033064509","https://openalex.org/W2042882340","https://openalex.org/W2054567878","https://openalex.org/W2100194387","https://openalex.org/W2105687607","https://openalex.org/W2110090002","https://openalex.org/W2133641782","https://openalex.org/W2143602701","https://openalex.org/W2144493049","https://openalex.org/W2204394634","https://openalex.org/W2220528413","https://openalex.org/W2407955536","https://openalex.org/W2543587518","https://openalex.org/W3103339143","https://openalex.org/W4234293167","https://openalex.org/W4249548498"],"related_works":["https://openalex.org/W2004615523","https://openalex.org/W2055638565","https://openalex.org/W2138118262","https://openalex.org/W2542708587","https://openalex.org/W4229007131","https://openalex.org/W2364197307","https://openalex.org/W4381800218","https://openalex.org/W2034853009","https://openalex.org/W2381557379","https://openalex.org/W2046020806"],"abstract_inverted_index":{"In":[0,31,121],"the":[1,13,26,65,94,122,125,149,158,170,181,188],"Deep":[2],"Submicron":[3],"era":[4],"testing":[5,151],"of":[6,15,46,56,111,115,183],"processors":[7,35],"is":[8,45,127,153,165,187,198],"gaining":[9],"prominence":[10],"due":[11,82],"to":[12,75,83,87,109,169],"effect":[14],"many":[16],"analog":[17],"faults.":[18,120],"These":[19],"faults":[20,117],"have":[21],"a":[22,38,54,100,139,175,191],"direct":[23],"impact":[24],"on":[25,61],"signal":[27,95,126],"integrity":[28],"in":[29,49,174],"interconnects.":[30,132],"deep":[32,176],"submicron":[33,177],"based":[34,178],"electromigration":[36,84,105],"poses":[37],"major":[39,47],"challenge":[40],"for":[41,104,195],"interconnect":[42,79,135],"reliability.":[43],"This":[44,97],"concern":[48],"processor":[50,159],"bus":[51,196],"architectures.":[52],"Though":[53],"lot":[55],"research":[57,70],"has":[58,71],"been":[59,72],"focused":[60],"fault":[62,77,101,144,192],"tolerance":[63],"at":[64],"module":[66],"level,":[67],"no":[68],"effective":[69],"carried":[73,154],"out":[74,155],"evolve":[76],"tolerant":[78,102,193],"structures.":[80],"Faults":[81],"give":[85],"rise":[86],"weak":[88],"ones":[89],"and":[90,113,118],"zeros,":[91],"thus":[92],"affecting":[93],"integrity.":[96],"paper":[98],"presents":[99],"scheme":[103,123,194],"which":[106],"also":[107,136,166],"leads":[108],"unification":[110],"detection":[112],"correction":[114],"crosstalk":[116,142],"stuck-at":[119],"presented,":[124],"rerouted":[128],"through":[129],"adjacent":[130],"spare":[131,134],"The":[133,162],"acts":[137],"as":[138],"shield":[140],"against":[141],"under":[143],"free":[145],"system":[146],"operation.":[147],"Moreover,":[148],"entire":[150],"process":[152],"concurrently":[156],"with":[157],"instruction":[160],"execution.":[161],"hardware":[163],"overhead":[164],"insignificant":[167],"compared":[168],"overall":[171],"device":[172],"count":[173],"processor.":[179],"To":[180],"best":[182],"our":[184],"knowledge":[185],"this":[186],"first":[189],"time":[190],"architectures":[197],"being":[199],"presented.":[200]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}