{"id":"https://openalex.org/W2136829676","doi":"https://doi.org/10.1145/1055137.1055168","title":"Mapping algorithm for large-scale field programmable analog array","display_name":"Mapping algorithm for large-scale field programmable analog array","publication_year":2005,"publication_date":"2005-04-03","ids":{"openalex":"https://openalex.org/W2136829676","doi":"https://doi.org/10.1145/1055137.1055168","mag":"2136829676"},"language":"en","primary_location":{"id":"doi:10.1145/1055137.1055168","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1055137.1055168","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 international symposium on Physical design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041703213","display_name":"Fa\u00edk Ba\u015fkaya","orcid":"https://orcid.org/0000-0001-6743-3992"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Faik Baskaya","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, GA","Georgia Institute of Technology Atlanta, GA"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Georgia Institute of Technology Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108226545","display_name":"S.M. Reddy","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sasank Reddy","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, GA","Georgia Institute of Technology Atlanta, GA"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Georgia Institute of Technology Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052950521","display_name":"Sung Kyu Lim","orcid":"https://orcid.org/0000-0002-2267-5282"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sung Kyu Lim","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, GA","Georgia Institute of Technology Atlanta, GA"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Georgia Institute of Technology Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013069164","display_name":"Tyson S. Hall","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tyson Hall","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, GA","Georgia Institute of Technology Atlanta, GA"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Georgia Institute of Technology Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033437141","display_name":"David V. Anderson","orcid":"https://orcid.org/0000-0002-8571-4613"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David V. Anderson","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, GA","Georgia Institute of Technology Atlanta, GA"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Georgia Institute of Technology Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5041703213"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":0.3628,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.68059544,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"152","last_page":"158"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-analog-array","display_name":"Field-programmable analog array","score":0.9898046255111694},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6857137680053711},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6798102855682373},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.588794469833374},{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.532170832157135},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.46902433037757874},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.44625693559646606},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.4398075044155121},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4247966706752777},{"id":"https://openalex.org/keywords/analog-multiplier","display_name":"Analog multiplier","score":0.4244953989982605},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.42231452465057373},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4151398837566376},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40390390157699585},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3819926083087921},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.352905809879303},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3384097218513489},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32681798934936523},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.2424318492412567},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2038004994392395},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.1647663414478302},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16301128268241882},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11462417244911194},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.09993571043014526},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07258820533752441}],"concepts":[{"id":"https://openalex.org/C149128552","wikidata":"https://www.wikidata.org/wiki/Q380201","display_name":"Field-programmable analog array","level":5,"score":0.9898046255111694},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6857137680053711},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6798102855682373},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.588794469833374},{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.532170832157135},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.46902433037757874},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.44625693559646606},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.4398075044155121},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4247966706752777},{"id":"https://openalex.org/C98142538","wikidata":"https://www.wikidata.org/wiki/Q485005","display_name":"Analog multiplier","level":4,"score":0.4244953989982605},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.42231452465057373},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4151398837566376},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40390390157699585},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3819926083087921},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.352905809879303},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3384097218513489},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32681798934936523},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.2424318492412567},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2038004994392395},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.1647663414478302},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16301128268241882},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11462417244911194},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.09993571043014526},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07258820533752441},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/1055137.1055168","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1055137.1055168","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 international symposium on Physical design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.138.6141","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.138.6141","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.gtcad.gatech.edu/www/papers/ispd05.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.323.7226","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.323.7226","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.gatech.edu/research/labs/cadsp/Publications/ispd_2005.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1998240657","https://openalex.org/W2017927472","https://openalex.org/W2097880833","https://openalex.org/W2106267865","https://openalex.org/W2120970098","https://openalex.org/W2124704320","https://openalex.org/W2134682148","https://openalex.org/W2143806010","https://openalex.org/W2153960176","https://openalex.org/W4212774754"],"related_works":["https://openalex.org/W2247401165","https://openalex.org/W4242258007","https://openalex.org/W1471373344","https://openalex.org/W2008534674","https://openalex.org/W1493881961","https://openalex.org/W4388041735","https://openalex.org/W2169924428","https://openalex.org/W1862020018","https://openalex.org/W4318953393","https://openalex.org/W2069739480"],"abstract_inverted_index":{"Modern":[0],"advances":[1],"in":[2,15,53],"reconfigurable":[3],"analog":[4,9,23,82,102],"technologies":[5],"are":[6],"allowing":[7],"field-programmable":[8],"arrays":[10],"(FPAAs)":[11],"to":[12,36,48,57],"dramatically":[13],"grow":[14],"size,":[16],"flexibility,":[17],"and":[18,25,43,84,112],"usefulness.":[19],"With":[20],"these":[21],"advances,":[22],"circuits":[24],"systems":[26],"can":[27],"be":[28],"programmable,":[29],"reconfigurable,":[30],"adaptive,":[31],"implemented":[32],"on":[33,71,76,116],"standard":[34],"CMOS":[35,41],"take":[37],"advantage":[38],"of":[39,73,109,120,129],"scaled":[40],"technology,":[42],"at":[44],"a":[45],"density":[46],"comparable":[47],"digital":[49],"memories.":[50],"Our":[51,92],"goal":[52],"this":[54],"paper":[55],"is":[56],"develop":[58],"the":[59,107,110,117,127],"first":[60],"physical":[61],"design":[62],"automation":[63],"toolset":[64],"for":[65,89],"floating-gate":[66],"based":[67],"FPAA":[68,77,85,93],"with":[69],"focus":[70],"minimization":[72],"parasitic":[74],"effects":[75],"interconnect.":[78],"We":[79],"provide":[80],"graph-based":[81],"circuit":[83,103],"device":[86,111],"modeling":[87],"suitable":[88],"efficient":[90],"mapping.":[91],"clustering":[94],"algorithm":[95],"constructs":[96],"Computational":[97],"Analog":[98],"Blocks":[99],"(CAB)":[100],"from":[101],"elements":[104],"while":[105],"improving":[106],"utilization":[108],"reducing":[113],"its":[114],"impact":[115],"total":[118],"number":[119],"routing":[121],"switches":[122],"used.":[123],"Experimental":[124],"results":[125],"demonstrate":[126],"effectiveness":[128],"our":[130],"approach.":[131]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}