{"id":"https://openalex.org/W2088956022","doi":"https://doi.org/10.1145/1055137.1055143","title":"Routing of analog busses with parasitic symmetry","display_name":"Routing of analog busses with parasitic symmetry","publication_year":2005,"publication_date":"2005-04-03","ids":{"openalex":"https://openalex.org/W2088956022","doi":"https://doi.org/10.1145/1055137.1055143","mag":"2088956022"},"language":"en","primary_location":{"id":"doi:10.1145/1055137.1055143","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1055137.1055143","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 international symposium on Physical design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086993452","display_name":"Lars Schreiner","orcid":null},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Lars Schreiner","raw_affiliation_strings":["University of Hannover, Hannover, Germany","[University of Hannover, Hannover, Germany.]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Hannover, Hannover, Germany","institution_ids":[]},{"raw_affiliation_string":"[University of Hannover, Hannover, Germany.]","institution_ids":["https://openalex.org/I114112103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010238994","display_name":"Markus Olbrich","orcid":"https://orcid.org/0000-0001-9851-5982"},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Markus Olbrich","raw_affiliation_strings":["University of Hannover, Hannover, Germany","[University of Hannover, Hannover, Germany.]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Hannover, Hannover, Germany","institution_ids":[]},{"raw_affiliation_string":"[University of Hannover, Hannover, Germany.]","institution_ids":["https://openalex.org/I114112103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057367287","display_name":"Erich Barke","orcid":"https://orcid.org/0000-0001-5744-2940"},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Erich Barke","raw_affiliation_strings":["University of Hannover, Hannover, Germany","[University of Hannover, Hannover, Germany.]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Hannover, Hannover, Germany","institution_ids":[]},{"raw_affiliation_string":"[University of Hannover, Hannover, Germany.]","institution_ids":["https://openalex.org/I114112103"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002575821","display_name":"Volker Meyer zu Bexten","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Volker Meyer zu Bexten","raw_affiliation_strings":["Atmel Germany GmbH, Ulm, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Atmel Germany GmbH, Ulm, Germany","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3634,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.66695318,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"14","last_page":"19"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7574983835220337},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.7299454212188721},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6452820897102356},{"id":"https://openalex.org/keywords/bundle","display_name":"Bundle","score":0.5810080170631409},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4664686620235443},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.4610075354576111},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4554131329059601},{"id":"https://openalex.org/keywords/parasitic-capacitance","display_name":"Parasitic capacitance","score":0.42882823944091797},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.37172335386276245},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.28742045164108276},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2795504927635193},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2514953017234802},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2090112864971161},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1439386010169983},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.07471683621406555}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7574983835220337},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.7299454212188721},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6452820897102356},{"id":"https://openalex.org/C2778134712","wikidata":"https://www.wikidata.org/wiki/Q1047307","display_name":"Bundle","level":2,"score":0.5810080170631409},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4664686620235443},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.4610075354576111},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4554131329059601},{"id":"https://openalex.org/C154318817","wikidata":"https://www.wikidata.org/wiki/Q2157249","display_name":"Parasitic capacitance","level":4,"score":0.42882823944091797},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.37172335386276245},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.28742045164108276},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2795504927635193},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2514953017234802},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2090112864971161},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1439386010169983},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.07471683621406555},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1055137.1055143","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1055137.1055143","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 international symposium on Physical design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1534146741","https://openalex.org/W1555778358","https://openalex.org/W2002330922","https://openalex.org/W2039661884","https://openalex.org/W2108368155","https://openalex.org/W2118531013","https://openalex.org/W2119925363","https://openalex.org/W2121545913","https://openalex.org/W2125115744","https://openalex.org/W2137055620","https://openalex.org/W2137174619","https://openalex.org/W2139002947","https://openalex.org/W2152428313","https://openalex.org/W4247888923"],"related_works":["https://openalex.org/W65909512","https://openalex.org/W2127180614","https://openalex.org/W4235531327","https://openalex.org/W1603115038","https://openalex.org/W1964344619","https://openalex.org/W2163233359","https://openalex.org/W2097998432","https://openalex.org/W4238466892","https://openalex.org/W2177095534","https://openalex.org/W4249446840"],"abstract_inverted_index":{"This":[0,66],"paper":[1],"presents":[2],"a":[3,52,59,70],"new":[4],"methodology":[5,68],"for":[6,31,75],"routing":[7,67],"net":[8,60],"bundles":[9],"like":[10],"busses":[11,34],"and":[12,26],"paired":[13],"nets":[14],"maintaining":[15],"parasitic":[16],"symmetry.":[17],"It":[18],"is":[19,43],"mainly":[20],"devoted":[21],"to":[22,51],"analog":[23],"signal":[24],"interconnect":[25],"can":[27],"also":[28,63],"be":[29],"used":[30],"critical":[32],"digital":[33],"or":[35],"clock":[36],"signals.":[37],"The":[38],"PARasitic":[39],"SYmmetric":[40],"router":[41,46],"(PARSY)":[42],"the":[44],"first":[45],"that":[47],"limits":[48],"differential":[49],"capacitances":[50],"user":[53],"defined":[54],"value.":[55],"Wirelength":[56],"differences":[57],"inside":[58],"bundle":[61],"are":[62],"equalized":[64],"automatically.":[65],"uses":[69],"novel":[71],"module":[72],"generator":[73],"approach":[74],"wire":[76],"implementation.":[77]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}