{"id":"https://openalex.org/W1981175510","doi":"https://doi.org/10.1145/1053355.1053366","title":"Predicting interconnect requirements in ultra-large-scale integrated control logic circuitry","display_name":"Predicting interconnect requirements in ultra-large-scale integrated control logic circuitry","publication_year":2005,"publication_date":"2005-04-02","ids":{"openalex":"https://openalex.org/W1981175510","doi":"https://doi.org/10.1145/1053355.1053366","mag":"1981175510"},"language":"en","primary_location":{"id":"doi:10.1145/1053355.1053366","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1053355.1053366","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 international workshop on System level interconnect prediction","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042008601","display_name":"Mary Lanzerotti","orcid":"https://orcid.org/0000-0001-7802-1117"},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"M. Y. Lanzerotti","raw_affiliation_strings":["IBM T. J. Watson Research Center, Yorktown Heights, NY"],"affiliations":[{"raw_affiliation_string":"IBM T. J. Watson Research Center, Yorktown Heights, NY","institution_ids":["https://openalex.org/I4210114115"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090543609","display_name":"Giovanni Fiorenza","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. Fiorenza","raw_affiliation_strings":["IBM T. J. Watson Research Center, Yorktown Heights, NY"],"affiliations":[{"raw_affiliation_string":"IBM T. J. Watson Research Center, Yorktown Heights, NY","institution_ids":["https://openalex.org/I4210114115"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060974436","display_name":"R. Rand","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. A. Rand","raw_affiliation_strings":["IBM T. J. Watson Research Center, Yorktown Heights, NY"],"affiliations":[{"raw_affiliation_string":"IBM T. J. Watson Research Center, Yorktown Heights, NY","institution_ids":["https://openalex.org/I4210114115"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5042008601"],"corresponding_institution_ids":["https://openalex.org/I4210114115"],"apc_list":null,"apc_paid":null,"fwci":1.8138,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.84857963,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"43","last_page":"50"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7847172617912292},{"id":"https://openalex.org/keywords/length-measurement","display_name":"Length measurement","score":0.5822672247886658},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.56612229347229},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5524319410324097},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4993553161621094},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4907616078853607},{"id":"https://openalex.org/keywords/scale","display_name":"Scale (ratio)","score":0.4717070758342743},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.46485862135887146},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4605950117111206},{"id":"https://openalex.org/keywords/and-gate","display_name":"AND gate","score":0.4226398468017578},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.33202415704727173},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2505952715873718},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.12806597352027893}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7847172617912292},{"id":"https://openalex.org/C21353171","wikidata":"https://www.wikidata.org/wiki/Q6522493","display_name":"Length measurement","level":2,"score":0.5822672247886658},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.56612229347229},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5524319410324097},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4993553161621094},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4907616078853607},{"id":"https://openalex.org/C2778755073","wikidata":"https://www.wikidata.org/wiki/Q10858537","display_name":"Scale (ratio)","level":2,"score":0.4717070758342743},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.46485862135887146},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4605950117111206},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.4226398468017578},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.33202415704727173},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2505952715873718},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.12806597352027893},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1053355.1053366","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1053355.1053366","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 international workshop on System level interconnect prediction","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.83.3732","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.83.3732","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://domino.watson.ibm.com/library/cyberdig.nsf/papers/FC01607D32FDC1F685256F95006EBA72/$File/rc23500.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6299999952316284,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1556480701","https://openalex.org/W1590243758","https://openalex.org/W1970296212","https://openalex.org/W2011786775","https://openalex.org/W2015540924","https://openalex.org/W2016100804","https://openalex.org/W2016990398","https://openalex.org/W2028954821","https://openalex.org/W2030790588","https://openalex.org/W2050095818","https://openalex.org/W2126365689","https://openalex.org/W2128852992","https://openalex.org/W2144321909","https://openalex.org/W2146306637","https://openalex.org/W2151573544","https://openalex.org/W2162176769","https://openalex.org/W2164264983","https://openalex.org/W2169075213","https://openalex.org/W2169468042","https://openalex.org/W2517931055","https://openalex.org/W4250871362","https://openalex.org/W4401148909"],"related_works":["https://openalex.org/W2134697552","https://openalex.org/W301738039","https://openalex.org/W2123483807","https://openalex.org/W1937004293","https://openalex.org/W2094590132","https://openalex.org/W2136529576","https://openalex.org/W1970702806","https://openalex.org/W2097307951","https://openalex.org/W1979795067","https://openalex.org/W4293080662"],"abstract_inverted_index":{"This":[0,70],"paper":[1,71,97],"presents":[2],"a":[3],"comprehensive":[4],"assessment":[5],"of":[6,24,66,117,123,134],"interconnect":[7,52,73],"requirements":[8],"in":[9,27,30,56,61,80,83,87,95,127],"ULSI":[10],"control":[11,58,78,125],"logic":[12,59,79,126],"circuitry":[13],"and":[14,22,33,42,86],"quantifies":[15],"the":[16,40,62,67,88,100,106,115,118,124,128,135],"agreement":[17],"observed":[18],"(1)":[19],"between":[20,35],"estimates":[21,76,101,116],"measurements":[23,74],"average":[25],"wire-length":[26,36,43,108,120],"individual":[28,81],"designs":[29,60],"real":[31],"chips,":[32],"(2)":[34],"distributions":[37,44],"provided":[38],"by":[39],"models":[41],"obtained":[45],"from":[46],"measurements.":[47,109],"In":[48],"this":[49,96],"study,":[50],"actual":[51,107],"data":[53],"is":[54],"measured":[55,137],"ASIC-like":[57],"six":[63],"functional":[64,84],"units":[65],"1.3GHz":[68],"POWER4.":[69],"compares":[72],"with":[75],"for":[77,121],"designs,":[82],"units,":[85],"entire":[89],"POWER4":[90,129],"core.":[91],"The":[92,110],"results":[93,111],"presented":[94],"show":[98,113],"that":[99,114],"are":[102],"typically":[103],"lower":[104],"than":[105],"also":[112],"total":[119,136],"all":[122],"agree":[130],"to":[131],"within":[132],"31%":[133],"wire-length.":[138]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}