{"id":"https://openalex.org/W2105323674","doi":"https://doi.org/10.1145/1053355.1053362","title":"Multilevel full-chip routing with testability and yield enhancement","display_name":"Multilevel full-chip routing with testability and yield enhancement","publication_year":2005,"publication_date":"2005-04-02","ids":{"openalex":"https://openalex.org/W2105323674","doi":"https://doi.org/10.1145/1053355.1053362","mag":"2105323674"},"language":"en","primary_location":{"id":"doi:10.1145/1053355.1053362","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1053355.1053362","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 international workshop on System level interconnect prediction","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054364832","display_name":"Katherine Shu-Min Li","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Katherine Shu-Min Li","raw_affiliation_strings":["National Chiao Tung University, Hsichu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chiao Tung University, Hsichu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004690730","display_name":"Chung-Len Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chung-Len Lee","raw_affiliation_strings":["National Chiao Tung University, Hsichu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chiao Tung University, Hsichu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018371636","display_name":"Yao\u2010Wen Chang","orcid":"https://orcid.org/0000-0002-0564-5719"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yao-Wen Chang","raw_affiliation_strings":["National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110221070","display_name":"Chauchin Su","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chauchin Su","raw_affiliation_strings":["National Chiao Tung University, Hsichu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chiao Tung University, Hsichu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064869482","display_name":"Jwu-E Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jwu-E Chen","raw_affiliation_strings":["National Central University, Chungli, Taiwan","National Central University , Chungli, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Central University, Chungli, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"National Central University , Chungli, Taiwan","institution_ids":["https://openalex.org/I22265921"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5054364832"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":0.5156,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.68101616,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"29","last_page":"36"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-for-manufacturability","display_name":"Design for manufacturability","score":0.7710651159286499},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6200221180915833},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5329789519309998},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5329431295394897},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5279181003570557},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.5117621421813965},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.4641498327255249},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.45594820380210876},{"id":"https://openalex.org/keywords/multipath-routing","display_name":"Multipath routing","score":0.4516644775867462},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42911627888679504},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4136839509010315},{"id":"https://openalex.org/keywords/link-state-routing-protocol","display_name":"Link-state routing protocol","score":0.29553377628326416},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.25085777044296265},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2333424687385559},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22113576531410217},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.174470454454422},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.17286574840545654}],"concepts":[{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.7710651159286499},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6200221180915833},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5329789519309998},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5329431295394897},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5279181003570557},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.5117621421813965},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.4641498327255249},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.45594820380210876},{"id":"https://openalex.org/C76522221","wikidata":"https://www.wikidata.org/wiki/Q5035396","display_name":"Multipath routing","level":5,"score":0.4516644775867462},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42911627888679504},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4136839509010315},{"id":"https://openalex.org/C89305328","wikidata":"https://www.wikidata.org/wiki/Q1755411","display_name":"Link-state routing protocol","level":4,"score":0.29553377628326416},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.25085777044296265},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2333424687385559},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22113576531410217},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.174470454454422},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.17286574840545654},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1053355.1053362","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1053355.1053362","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 international workshop on System level interconnect prediction","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W585567407","https://openalex.org/W1573161323","https://openalex.org/W1972142782","https://openalex.org/W1977472989","https://openalex.org/W2040265583","https://openalex.org/W2078174680","https://openalex.org/W2098095114","https://openalex.org/W2099223028","https://openalex.org/W2108961335","https://openalex.org/W2120048388","https://openalex.org/W2121290396","https://openalex.org/W2122724240","https://openalex.org/W2122750932","https://openalex.org/W2123354623","https://openalex.org/W2126226073","https://openalex.org/W2140739091","https://openalex.org/W2150540901","https://openalex.org/W2153580689","https://openalex.org/W2160936640","https://openalex.org/W2163929525","https://openalex.org/W2168008340","https://openalex.org/W2170815710","https://openalex.org/W2171122650","https://openalex.org/W2293605855","https://openalex.org/W2295318563","https://openalex.org/W3152309269","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2107525390","https://openalex.org/W2157191248","https://openalex.org/W2150046587","https://openalex.org/W2142405811","https://openalex.org/W2078862364","https://openalex.org/W2114980936","https://openalex.org/W2164493372","https://openalex.org/W1594445436","https://openalex.org/W2128920253","https://openalex.org/W2164349885"],"abstract_inverted_index":{"We":[0,53],"propose":[1],"a":[2,55],"multilevel":[3,45,109],"full-chip":[4],"routing":[5,46,59,110,115,120],"algorithm":[6,111],"that":[7,91,129],"improves":[8,132,144],"testability":[9,50],"and":[10,13,30,70,77,100,107,143],"diagnosability,":[11],"manufacturability,":[12,76],"signal":[14],"integrity":[15],"for":[16,34,80,105],"yield":[17,81],"enhancement.":[18,51],"Two":[19],"major":[20],"issues":[21],"are":[22,41],"addressed.":[23],"(1)":[24],"The":[25],"oscillation":[26],"ring":[27],"(OR)":[28],"test":[29],"its":[31],"diagnosis":[32,103],"scheme":[33],"interconnect":[35],"based":[36],"on":[37,85],"the":[38,44,63,86,92,101,108,114,125,133,145,151],"IEEE":[39],"P1500":[40],"integrated":[42],"into":[43],"framework":[47],"to":[48,57,61,117],"achieve":[49,118],"(2)":[52],"present":[54],"heuristic":[56],"balance":[58],"congestion":[60,135,147,153],"optimize":[62],"multiple-fault":[64],"probability,":[65],"chemical":[66],"mechanic":[67],"polishing":[68],"(CMP)":[69],"optical":[71],"proximity":[72],"correction":[73],"(OPC)":[74],"induced":[75],"crosstalk":[78],"effects,":[79],"improvement.":[82],"Experimental":[83],"results":[84,127],"MCNC":[87],"benchmark":[88],"circuits":[89],"show":[90,128],"proposed":[93],"OR":[94],"method":[95],"achieves":[96],"100%":[97,119],"fault":[98],"coverage":[99],"maximal":[102,134],"resolution":[104],"interconnects,":[106],"effectively":[112],"balances":[113],"density":[116],"completion.":[121],"Compared":[122],"with":[123,150],"[14],":[124],"experimental":[126],"our":[130],"router":[131],"by":[136,141,148,155],"1.24X--6.11X":[137],"in":[138],"runtime":[139],"speedup":[140],"1.08X--7.66X,":[142],"average":[146],"1.00X--4.52X":[149],"improved":[152],"deviation":[154],"1.37X--5.55X.":[156]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}