{"id":"https://openalex.org/W2169956549","doi":"https://doi.org/10.1145/1053355.1053357","title":"High-performance ULSI","display_name":"High-performance ULSI","publication_year":2005,"publication_date":"2005-04-02","ids":{"openalex":"https://openalex.org/W2169956549","doi":"https://doi.org/10.1145/1053355.1053357","mag":"2169956549"},"language":"en","primary_location":{"id":"doi:10.1145/1053355.1053357","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1053355.1053357","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 international workshop on System level interconnect prediction","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103340910","display_name":"Ron Ho","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ron Ho","raw_affiliation_strings":["Sun Microsystems Research Laboratories, Menlo Park, CA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems Research Laboratories, Menlo Park, CA","institution_ids":["https://openalex.org/I1342911587"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5103340910"],"corresponding_institution_ids":["https://openalex.org/I1342911587"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.22114243,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"3","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6627165079116821},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.6103557348251343},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5971624255180359},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5682358741760254},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5434125065803528},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.49625903367996216},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.48867419362068176},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.47180595993995667},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4700768291950226},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4441632926464081},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.42028868198394775},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3511691689491272},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.2847059369087219},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26248443126678467},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2365911602973938}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6627165079116821},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.6103557348251343},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5971624255180359},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5682358741760254},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5434125065803528},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.49625903367996216},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.48867419362068176},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.47180595993995667},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4700768291950226},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4441632926464081},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.42028868198394775},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3511691689491272},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.2847059369087219},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26248443126678467},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2365911602973938},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1053355.1053357","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1053355.1053357","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 international workshop on System level interconnect prediction","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2120062652"],"related_works":["https://openalex.org/W2081032080","https://openalex.org/W2134733504","https://openalex.org/W2144460576","https://openalex.org/W2018755015","https://openalex.org/W2098218272","https://openalex.org/W4244547561","https://openalex.org/W1576317492","https://openalex.org/W2065289416","https://openalex.org/W2017236304","https://openalex.org/W2136854845"],"abstract_inverted_index":{"In":[0],"a":[1,95,113,221],"classic":[2],"paper":[3],"at":[4,167],"the":[5,25,36,53,64],"1995":[6],"IEEE":[7],"Electron":[8],"Devices":[9],"Meeting,":[10],"Mark":[11],"Bohr":[12],"outlined":[13],"how":[14,46,159],"interconnect":[15],"scaling":[16,20,157,186],"---":[17,21],"specifically,":[18],"resistance":[19],"will":[22,44,121,138,209],"ultimately":[23],"limit":[24,45],"performance":[26],"of":[27,67,161,214],"future":[28],"ULSI":[29],"circuits":[30],"[1].":[31],"Looking":[32],"ahead,":[33],"we":[34,47,164],"see":[35],"reverse:":[37],"constraints":[38],"imposed":[39],"by":[40,63],"high-performance":[41,119],"VLSI":[42,133],"systems":[43,120,144,178],"can":[48,111,165],"design":[49,136],"and":[50,82,90,103,130,135,185,190,212,217],"scale":[51,126],"wires.In":[52],"ten":[54],"years":[55],"since,":[56],"Bohr's":[57],"prediction":[58],"has":[59],"been":[60,87],"borne":[61],"out":[62],"vast":[65],"efforts":[66],"designers":[68,141],"to":[69,125,171,182],"overcome":[70],"wire":[71,80,97,104,109,128],"RC":[72],"delay.":[73],"Tactics":[74],"such":[75,145],"as":[76,146],"inserting":[77],"repeaters,":[78],"predicting":[79],"routing":[81],"integrating":[83],"optics":[84],"have":[85],"all":[86],"analyzed,":[88],"published,":[89],"sometimes":[91],"even":[92],"used.":[93],"As":[94],"result,":[96],"latency":[98,129],"is":[99,106],"manageable":[100],"using":[101],"repeaters":[102],"bandwidth":[105],"unparalleled,":[107],"though":[108],"power":[110,150],"be":[112],"problem.However,":[114],"two":[115],"important":[116],"trends":[117,152,213],"in":[118,194,199],"affect":[122],"our":[123,162],"ability":[124],"on-chip":[127,183,215],"bandwidth.":[131,191],"First,":[132],"complexity":[134],"costs":[137],"increasingly":[139],"push":[140],"towards":[142],"modular":[143,176],"multi-core":[147],"architectures.":[148],"Second,":[149],"density":[151],"stemming":[153],"from":[154,174],"flat":[155],"voltage":[156],"constrain":[158],"many":[160],"transistors":[163],"use":[166],"once,":[168],"again":[169],"leading":[170],"machines":[172],"built":[173],"selectively-enabled":[175],"units.Such":[177],"present":[179],"different":[180],"challenges":[181],"wiring":[184],"its":[187],"latency,":[188],"power,":[189],"Recent":[192],"work":[193],"three-dimensional":[195],"integration":[196],"shows":[197],"promise":[198],"these":[200],"areas":[201],"but":[202],"creates":[203],"problems":[204],"with":[205],"system":[206],"assembly.":[207],"We":[208],"examine":[210],"characteristics":[211],"interconnects":[216],"discuss":[218],"Proximity":[219],"Communication,":[220],"wireless":[222],"chip-to-chip":[223],"communication":[224],"technology.":[225]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}