{"id":"https://openalex.org/W2059959426","doi":"https://doi.org/10.1145/1046192.1046267","title":"A constant array multiplier core generator with dynamic partial evaluation architecture selection (abstract only)","display_name":"A constant array multiplier core generator with dynamic partial evaluation architecture selection (abstract only)","publication_year":2005,"publication_date":"2005-02-20","ids":{"openalex":"https://openalex.org/W2059959426","doi":"https://doi.org/10.1145/1046192.1046267","mag":"2059959426"},"language":"en","primary_location":{"id":"doi:10.1145/1046192.1046267","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1046192.1046267","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065763579","display_name":"Bo Yang","orcid":"https://orcid.org/0009-0008-1798-4268"},"institutions":[{"id":"https://openalex.org/I57206974","display_name":"New York University","ror":"https://ror.org/0190ak572","country_code":"US","type":"education","lineage":["https://openalex.org/I57206974"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Bo Yang","raw_affiliation_strings":["Polytechnic University, Brooklyn, NY","Polytechnic University, Brooklyn, NY,#TAB#"],"affiliations":[{"raw_affiliation_string":"Polytechnic University, Brooklyn, NY","institution_ids":[]},{"raw_affiliation_string":"Polytechnic University, Brooklyn, NY,#TAB#","institution_ids":["https://openalex.org/I57206974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5105891652","display_name":"Nikhil Joshi","orcid":null},"institutions":[{"id":"https://openalex.org/I57206974","display_name":"New York University","ror":"https://ror.org/0190ak572","country_code":"US","type":"education","lineage":["https://openalex.org/I57206974"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nikhil Joshi","raw_affiliation_strings":["Polytechnic University, Brooklyn, NY","Polytechnic University, Brooklyn, NY,#TAB#"],"affiliations":[{"raw_affiliation_string":"Polytechnic University, Brooklyn, NY","institution_ids":[]},{"raw_affiliation_string":"Polytechnic University, Brooklyn, NY,#TAB#","institution_ids":["https://openalex.org/I57206974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059648257","display_name":"Ramesh Karri","orcid":"https://orcid.org/0000-0001-7989-5617"},"institutions":[{"id":"https://openalex.org/I57206974","display_name":"New York University","ror":"https://ror.org/0190ak572","country_code":"US","type":"education","lineage":["https://openalex.org/I57206974"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ramesh Karri","raw_affiliation_strings":["Polytechnic University, Brooklyn, NY","Polytechnic University, Brooklyn, NY,#TAB#"],"affiliations":[{"raw_affiliation_string":"Polytechnic University, Brooklyn, NY","institution_ids":[]},{"raw_affiliation_string":"Polytechnic University, Brooklyn, NY,#TAB#","institution_ids":["https://openalex.org/I57206974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5065763579"],"corresponding_institution_ids":["https://openalex.org/I57206974"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14370748,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"280","last_page":"280"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.7753936052322388},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6449465155601501},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5108713507652283},{"id":"https://openalex.org/keywords/constant","display_name":"Constant (computer programming)","score":0.48071959614753723},{"id":"https://openalex.org/keywords/booths-multiplication-algorithm","display_name":"Booth's multiplication algorithm","score":0.47268515825271606},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.43660327792167664},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.4317163825035095},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39272889494895935},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.36677002906799316},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3597671389579773},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.32862287759780884},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2554526925086975},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08125236630439758}],"concepts":[{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.7753936052322388},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6449465155601501},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5108713507652283},{"id":"https://openalex.org/C2777027219","wikidata":"https://www.wikidata.org/wiki/Q1284190","display_name":"Constant (computer programming)","level":2,"score":0.48071959614753723},{"id":"https://openalex.org/C72475854","wikidata":"https://www.wikidata.org/wiki/Q477049","display_name":"Booth's multiplication algorithm","level":4,"score":0.47268515825271606},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.43660327792167664},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.4317163825035095},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39272889494895935},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.36677002906799316},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3597671389579773},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.32862287759780884},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2554526925086975},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08125236630439758},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1046192.1046267","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1046192.1046267","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4300000071525574,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2158685723","https://openalex.org/W2546612563","https://openalex.org/W1976249856","https://openalex.org/W3096907109","https://openalex.org/W4383744680","https://openalex.org/W1971632278","https://openalex.org/W2184818077","https://openalex.org/W3205148284","https://openalex.org/W2153963611","https://openalex.org/W2915039470"],"abstract_inverted_index":{"Numerous":[0],"applications":[1],"in":[2,94,98],"Digital":[3],"Signal":[4],"Processing":[5],"(DSP),":[6],"telecommunications,":[7],"graphics,":[8],"cryptography":[9],"and":[10,65,88,121,174,188,194],"control":[11],"systems":[12],"have":[13,82],"computations":[14],"that":[15,81,130],"involve":[16],"a":[17,35,53,117,135,157],"large":[18,158],"number":[19,74,78,91,159],"of":[20,22,75,79,92,109,160,177,196],"multiplications":[21],"one":[23,26,108],"variable":[24],"with":[25,62],"or":[27],"several":[28],"constants.":[29],"In":[30],"this":[31],"paper,":[32],"we":[33],"present":[34],"constant":[36,47,100,139,154,179,197],"array":[37,48],"multiplier":[38,49,104,140,180],"core":[39,50,105,141,184],"generator":[40,51,106,185],"using":[41,164],"dynamic":[42],"partial":[43,55,68,112,118],"evaluation.":[44],"The":[45,138],"proposed":[46,103,183],"combines":[52],"new":[54],"evaluation":[56,69,113,119],"method":[57],"named":[58],"Full":[59],"Complement":[60],"Recoding":[61],"Booth's":[63],"recoding":[64],"the":[66,73,77,89,96,99,102,110,144,152,170,178,192],"straightforward":[67],"method.":[70],"Based":[71],"on":[72],"0s,":[76],"runs":[80,97],"more":[83],"than":[84],"two":[85],"consecutive":[86],"1s":[87,93],"total":[90],"all":[95],"operand,":[101],"selects":[107],"three":[111],"methods":[114],"to":[115,191],"construct":[116],"architecture":[120],"generate":[122],"an":[123],"efficient":[124],"Hardware":[125],"Description":[126],"Language":[127],"(HDL)":[128],"code":[129],"can":[131],"be":[132],"used":[133],"as":[134],"design":[136],"component.":[137],"generated":[142,181,199],"by":[143,182,200],"Xilinx":[145,165,201],"CORE":[146,202],"GeneratorTM":[147,203],"system":[148],"does":[149],"not":[150],"provide":[151],"optimized":[153],"multipliers":[155,198],"for":[156],"cases.":[161],"When":[162],"implemented":[163],"FPGA":[166],"Virtex":[167],"II":[168],"device,":[169],"average":[171],"area":[172],"saving":[173],"delay":[175],"improvement":[176],"is":[186],"70%":[187],"36%":[189],"compared":[190],"55%":[193],"15%":[195],"system.":[204]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}