{"id":"https://openalex.org/W2035013629","doi":"https://doi.org/10.1145/1046192.1046255","title":"Design and implementation of packet classification with FPGA (abstract only)","display_name":"Design and implementation of packet classification with FPGA (abstract only)","publication_year":2005,"publication_date":"2005-02-20","ids":{"openalex":"https://openalex.org/W2035013629","doi":"https://doi.org/10.1145/1046192.1046255","mag":"2035013629"},"language":"en","primary_location":{"id":"doi:10.1145/1046192.1046255","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1046192.1046255","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100334350","display_name":"Yonggang Wang","orcid":"https://orcid.org/0000-0002-4204-0073"},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Wang Yong-gang","raw_affiliation_strings":["University of Science and Technology of China, , P. R. China","University of Science and Technology of China, P. R. China#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Science and Technology of China, , P. R. China","institution_ids":["https://openalex.org/I126520041"]},{"raw_affiliation_string":"University of Science and Technology of China, P. R. China#TAB#","institution_ids":["https://openalex.org/I126520041"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082506592","display_name":"Yan Tian-xin","orcid":null},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yan Tian-xin","raw_affiliation_strings":["University of Science and Technology of China, , P. R. China","University of Science and Technology of China, P. R. China#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Science and Technology of China, , P. R. China","institution_ids":["https://openalex.org/I126520041"]},{"raw_affiliation_string":"University of Science and Technology of China, P. R. China#TAB#","institution_ids":["https://openalex.org/I126520041"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5100334350"],"corresponding_institution_ids":["https://openalex.org/I126520041"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.13509779,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"275","last_page":"275"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10400","display_name":"Network Security and Intrusion Detection","score":0.9696000218391418,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11072","display_name":"Peroxisome Proliferator-Activated Receptors","score":0.9404000043869019,"subfield":{"id":"https://openalex.org/subfields/1312","display_name":"Molecular Biology"},"field":{"id":"https://openalex.org/fields/13","display_name":"Biochemistry, Genetics and Molecular Biology"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7860376834869385},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7540814876556396},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.5171205997467041},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.421414852142334},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4068504869937897},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.31911930441856384}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7860376834869385},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7540814876556396},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.5171205997467041},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.421414852142334},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4068504869937897},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.31911930441856384}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1046192.1046255","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1046192.1046255","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2002703587","https://openalex.org/W2980006224","https://openalex.org/W2063534976","https://openalex.org/W2284838239","https://openalex.org/W2616418345","https://openalex.org/W3166559827","https://openalex.org/W2320205417","https://openalex.org/W2809345078","https://openalex.org/W3010492628","https://openalex.org/W3045326193"],"abstract_inverted_index":{"Even":[0],"with":[1,69],"HiCuts":[2,58],"algorithm,":[3,59],"which":[4],"is":[5,35,42,72,94],"one":[6],"of":[7,30,57,63,107,132],"the":[8,15,24,50,55,60,79,90,136],"most":[9],"effective":[10,40],"algorithms":[11],"for":[12,18,130],"packet":[13,21,120],"classification,":[14],"on-line":[16,51,66],"searching":[17,67,109,117],"each":[19,86],"input":[20],"still":[22],"consumes":[23],"main":[25],"CPU":[26],"a":[27,45,64,105,127],"large":[28],"amount":[29],"computation":[31],"resource":[32],"if":[33],"it":[34],"fulfilled":[36],"by":[37],"software.":[38],"An":[39],"alternative":[41],"to":[43,48,89,113],"use":[44],"hardware":[46,65],"co-processor":[47,68,137],"realize":[49],"searching.":[52],"Based":[53],"on":[54],"principle":[56],"architecture":[61],"design":[62],"an":[70],"FPGA":[71],"presented":[73],"in":[74,85,96],"this":[75],"paper.":[76],"Especially,":[77],"mapping":[78],"decision":[80],"tree":[81],"and":[82,135],"linear":[83],"search":[84],"leaf":[87],"node":[88],"memory":[91],"data":[92],"structure":[93],"described":[95],"detail.":[97],"Benefiting":[98],"from":[99],"multiple":[100],"pipeline":[101],"structure,":[102],"there":[103],"are":[104],"total":[106],"12":[108],"engines":[110],"working":[111],"parallel":[112],"achieve":[114],"very":[115],"high":[116],"speed":[118],"(8M":[119],"heads/second).":[121],"The":[122],"simulation":[123],"test":[124],"results":[125],"show":[126],"useful":[128],"guide":[129],"optimization":[131],"off-line":[133],"pre-processing":[134],"design.":[138]},"counts_by_year":[{"year":2022,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}