{"id":"https://openalex.org/W2075736331","doi":"https://doi.org/10.1145/1046192.1046250","title":"SMPS","display_name":"SMPS","publication_year":2005,"publication_date":"2005-02-20","ids":{"openalex":"https://openalex.org/W2075736331","doi":"https://doi.org/10.1145/1046192.1046250","mag":"2075736331"},"language":"en","primary_location":{"id":"doi:10.1145/1046192.1046250","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1046192.1046250","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035083818","display_name":"Ankit Mathur","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Ankit Mathur","raw_affiliation_strings":["Network Appliance, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Network Appliance, Bangalore, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076160843","display_name":"Mayank Agarwal","orcid":"https://orcid.org/0000-0002-6374-6737"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mayank Agarwal","raw_affiliation_strings":["University of Illinois at Urbana-Champaign","University of Illinois at Urbana Champaign"],"affiliations":[{"raw_affiliation_string":"University of Illinois at Urbana-Champaign","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"University of Illinois at Urbana Champaign","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110176750","display_name":"Soumyadeb Mitra","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Soumyadeb Mitra","raw_affiliation_strings":["University of Illinois at Urbana-Champaign","University of Illinois at Urbana Champaign"],"affiliations":[{"raw_affiliation_string":"University of Illinois at Urbana-Champaign","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"University of Illinois at Urbana Champaign","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051455514","display_name":"Anup Gangwar","orcid":null},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Anup Gangwar","raw_affiliation_strings":["Indian Institute of Technology Delhi, India","Indian Institute of Technology , Delhi , India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Delhi, India","institution_ids":["https://openalex.org/I68891433"]},{"raw_affiliation_string":"Indian Institute of Technology , Delhi , India","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102857440","display_name":"S. Balakrishnan","orcid":null},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"M. Balakrishnan","raw_affiliation_strings":["Indian Institute of Technology Delhi, India","Indian Institute of Technology , Delhi , India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Delhi, India","institution_ids":["https://openalex.org/I68891433"]},{"raw_affiliation_string":"Indian Institute of Technology , Delhi , India","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5107849097","display_name":"Subhashis Banerjee","orcid":null},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Subhashis Banerjee","raw_affiliation_strings":["Indian Institute of Technology Delhi, India","Indian Institute of Technology , Delhi , India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Delhi, India","institution_ids":["https://openalex.org/I68891433"]},{"raw_affiliation_string":"Indian Institute of Technology , Delhi , India","institution_ids":["https://openalex.org/I68891433"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5035083818"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.1506165,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"273","last_page":"273"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.817427396774292},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6876799464225769},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6232953667640686},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5573133826255798},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5548732876777649},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.46894264221191406},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.46528616547584534},{"id":"https://openalex.org/keywords/real-time-operating-system","display_name":"Real-time operating system","score":0.45684847235679626},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39449137449264526},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3696792423725128},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.257111132144928},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10015034675598145}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.817427396774292},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6876799464225769},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6232953667640686},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5573133826255798},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5548732876777649},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.46894264221191406},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.46528616547584534},{"id":"https://openalex.org/C28472234","wikidata":"https://www.wikidata.org/wiki/Q213666","display_name":"Real-time operating system","level":2,"score":0.45684847235679626},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39449137449264526},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3696792423725128},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.257111132144928},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10015034675598145},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1046192.1046250","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1046192.1046250","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4300000071525574,"id":"https://metadata.un.org/sdg/10","display_name":"Reduced inequalities"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2145092870","https://openalex.org/W3148775727","https://openalex.org/W2178653557","https://openalex.org/W4238092941","https://openalex.org/W2005296098","https://openalex.org/W2129678152","https://openalex.org/W1508156141","https://openalex.org/W3151435834","https://openalex.org/W2057268231","https://openalex.org/W2001877200"],"abstract_inverted_index":{"Streaming":[0],"media":[1],"applications":[2,8,21],"represent":[3],"an":[4],"important":[5],"class":[6],"of":[7,17,27,67,74,88,96,113,128,221,227,263],"for":[9,19,56,101,123,217,233,252,260,267],"embedded":[10],"systems.":[11,134,273],"Recent":[12],"advances":[13,80],"in":[14,81,145],"design-space":[15],"exploration":[16,262],"architectures":[18,58],"such":[20,57,102],"have":[22],"pointed":[23],"towards":[24],"the":[25,65,94,109,146,194,271],"suitability":[26],"Multiprocessor":[28,34,103,115],"System":[29,117,174],"on":[30,193],"Chip":[31],"(SoC)":[32],"solutions.":[33],"SoCs":[35],"not":[36],"only":[37],"offer":[38],"higher":[39],"performance,":[40],"but":[41],"can":[42],"also":[43],"lead":[44],"to":[45,154,181,270],"solutions":[46],"which":[47,143,151],"are":[48,139],"cheaper":[49],"cost":[50],"wise.":[51],"A":[52,171],"typical":[53],"synthesis":[54,83],"methodology":[55],"would":[59],"require":[60],"a":[61,97,121,160,189,202,213,234,268],"validation":[62,99,127],"stage":[63],"at":[64],"end":[66],"final":[68],"system":[69,100,122,155,158,185],"integration.":[70],"The":[71,135,157,184,207,255],"wide":[72],"availability":[73],"cheap":[75],"and":[76,86,111,126,149,167,179,201,224,238,243,248],"large":[77],"FPGA":[78],"devices,":[79],"automatic":[82],"from":[84],"VHDL/Verilog":[85],"abundance":[87],"high":[89],"performance":[90],"computing":[91,137],"platforms":[92],"enables":[93],"design":[95,110],"generic":[98],"SoCs.In":[104],"this":[105],"paper":[106],"we":[107],"present":[108],"implementation":[112],"Srijan":[114],"Prototyping":[116],"(SMPS).":[118],"SMPS":[119],"is":[120,159,186,210],"rapid":[124],"prototyping":[125],"single":[129],"chip":[130],"application":[131],"specific":[132],"multiprocessor":[133,163],"individual":[136],"elements":[138],"RISC":[140],"processors,":[141],"coprocessors":[142],"lie":[144],"processor":[147,200],"pipeline,":[148],"ASICs":[150],"connect":[152],"directly":[153],"bus.":[156],"tightly":[161],"coupled":[162],"with":[164],"shared":[165,168,182],"memory":[166],"address":[169],"space.":[170],"Real-time":[172],"Operating":[173],"(RTOS)":[175],"provides":[176],"task":[177,245],"scheduling":[178,240,265],"access":[180],"resources.":[183],"presented":[187],"as":[188],"parameterized":[190],"VHDL":[191,209],"based":[192],"open":[195],"source":[196],"Sparc~V8":[197],"compliant":[198],"LEON":[199],"homegrown":[203],"light-weight":[204],"RTOS,":[205],"RtKer-MP.":[206],"entire":[208],"configurable":[211],"using":[212],"GUI,":[214],"has":[215],"support":[216],"cache":[218],"coherency,":[219],"choice":[220],"arbitration":[222],"policy":[223],"easy":[225],"integration":[226],"custom":[228],"processing":[229],"engines.":[230],"RtKer-MP":[231],"allows":[232,259],"pluggable":[235,256],"scheduler,":[236],"dynamic":[237,244],"static":[239,242],"policies,":[241],"migrations":[246],"domains":[247],"variable":[249],"interruption":[250],"frequencies":[251],"separate":[253],"processors.":[254],"scheduler":[257],"interface":[258],"quick":[261],"various":[264],"policies":[266],"feedback":[269],"estimation":[272]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}