{"id":"https://openalex.org/W2081678573","doi":"https://doi.org/10.1145/1046192.1046248","title":"Hierarchical LUT structures for leakage power reduction (abstract only)","display_name":"Hierarchical LUT structures for leakage power reduction (abstract only)","publication_year":2005,"publication_date":"2005-02-20","ids":{"openalex":"https://openalex.org/W2081678573","doi":"https://doi.org/10.1145/1046192.1046248","mag":"2081678573"},"language":"en","primary_location":{"id":"doi:10.1145/1046192.1046248","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1046192.1046248","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103540413","display_name":"Somsubhra Mondal","orcid":null},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Somsubhra Mondal","raw_affiliation_strings":["Northwestern University, Evanston, IL"],"affiliations":[{"raw_affiliation_string":"Northwestern University, Evanston, IL","institution_ids":["https://openalex.org/I111979921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111716641","display_name":"Seda \u00d6\u01e7renci Memik","orcid":null},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Seda Ogrenci Memik","raw_affiliation_strings":["Northwestern University, Evanston, IL"],"affiliations":[{"raw_affiliation_string":"Northwestern University, Evanston, IL","institution_ids":["https://openalex.org/I111979921"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111922604","display_name":"Debasish Das","orcid":null},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Debasish Das","raw_affiliation_strings":["Northwestern University, Evanston, IL"],"affiliations":[{"raw_affiliation_string":"Northwestern University, Evanston, IL","institution_ids":["https://openalex.org/I111979921"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5103540413"],"corresponding_institution_ids":["https://openalex.org/I111979921"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15952926,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"272","last_page":"272"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9937000274658203,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.8041786551475525},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7128734588623047},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6894426345825195},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.668829083442688},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.5961631536483765},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.4797700345516205},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.46877923607826233},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.459051251411438},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4436100721359253},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.41745561361312866},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.41592714190483093},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.41361895203590393},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.411912739276886},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3878859579563141},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37529250979423523},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3517271876335144},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.28498294949531555},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2822512686252594},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.20446208119392395},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16151195764541626},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12554749846458435}],"concepts":[{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.8041786551475525},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7128734588623047},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6894426345825195},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.668829083442688},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.5961631536483765},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.4797700345516205},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.46877923607826233},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.459051251411438},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4436100721359253},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.41745561361312866},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.41592714190483093},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.41361895203590393},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.411912739276886},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3878859579563141},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37529250979423523},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3517271876335144},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.28498294949531555},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2822512686252594},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.20446208119392395},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16151195764541626},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12554749846458435},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1046192.1046248","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1046192.1046248","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8600000143051147,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2366554144","https://openalex.org/W3092470009","https://openalex.org/W2185135835","https://openalex.org/W2024574431","https://openalex.org/W4239932082","https://openalex.org/W2083030004","https://openalex.org/W3126087940","https://openalex.org/W2003435315","https://openalex.org/W2149339590","https://openalex.org/W4231267350"],"abstract_inverted_index":{"Reconfigurable":[0],"technologies":[1,197],"have":[2],"made":[3],"remarkable":[4],"progress":[5],"in":[6,38,150],"the":[7,14,29,36,105,123,145,184],"last":[8],"few":[9],"years.":[10],"However,":[11],"due":[12],"to":[13,134,138],"overhead":[15],"of":[16,28,67,70,84,120,144,186],"programmability":[17],"along":[18],"with":[19,35,104,117],"improved":[20],"system":[21],"capabilities,":[22],"power":[23,43,55,136,176],"dissipation":[24],"has":[25],"become":[26],"one":[27,139],"major":[30],"concerns":[31],"for":[32,63,169,183,196],"designers.":[33],"Moreover,":[34],"trends":[37],"technology":[39,172],"scaling,":[40],"overall":[41],"leakage":[42,54,175],"consumption":[44],"is":[45,178],"increasing":[46],"alarmingly.":[47],"In":[48],"this":[49,93],"work,":[50],"we":[51,95],"propose":[52],"a":[53,68,130,153,157,161],"optimization":[56],"technique":[57],"using":[58,74],"hierarchical":[110],"look-up":[60,111],"tables":[61],"(LUTs)":[62],"SRAM-based":[64],"FPGAs.":[65],"Analysis":[66],"set":[69,185],"20":[71,187],"MCNC":[72,188],"benchmarks":[73],"4-input":[75,147,162],"LUTs":[76,86,116],"show":[77,167],"that":[78,168],"on":[79,92,180],"an":[80,181],"average":[81,182],"only":[82],"53%":[83],"these":[85],"use":[87],"all":[88],"their":[89],"inputs.":[90],"Based":[91],"observation,":[94],"shut":[96],"down":[97],"SRAM":[98],"cells":[99],"and":[100,200],"certain":[101],"transistors":[102],"associated":[103],"unused":[106],"inputs":[107,121],"by":[108],"employing":[109],"tables,":[112],"which":[113,149],"can":[114],"yield":[115],"varying":[118],"number":[119],"within":[122],"same":[124],"logic":[125,173],"block.":[126],"We":[127],"effectively":[128],"utilize":[129],"Vdd":[131],"gating":[132],"scheme":[133],"cut-off":[135],"supply":[137],"half":[140],"or":[141,156],"three":[142],"quarters":[143],"original":[146],"LUT,":[148],"turn":[151],"yields":[152],"3-input":[154],"LUT":[155,159,163],"2-input":[158],"from":[160],"respectively.":[164],"Our":[165],"experiments":[166],"180":[170],"nm":[171,199],"block":[174],"savings":[177],"22.9%":[179],"benchmarks.":[189],"This":[190],"saving":[191],"will":[192],"be":[193],"even":[194],"higher":[195],"90":[198],"smaller.":[201]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}