{"id":"https://openalex.org/W2027103958","doi":"https://doi.org/10.1145/1046192.1046247","title":"Firm-core Virtual FPGA for Just-in-Time FPGA Compilation (abstract only)","display_name":"Firm-core Virtual FPGA for Just-in-Time FPGA Compilation (abstract only)","publication_year":2005,"publication_date":"2005-02-20","ids":{"openalex":"https://openalex.org/W2027103958","doi":"https://doi.org/10.1145/1046192.1046247","mag":"2027103958"},"language":"en","primary_location":{"id":"doi:10.1145/1046192.1046247","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1046192.1046247","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015269679","display_name":"Roman Lysecky","orcid":"https://orcid.org/0000-0002-5000-0848"},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Roman Lysecky","raw_affiliation_strings":["University of California, Riverside, Riverside, CA"],"affiliations":[{"raw_affiliation_string":"University of California, Riverside, Riverside, CA","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012270099","display_name":"Kris Miller","orcid":null},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kris Miller","raw_affiliation_strings":["University of California, Riverside, Riverside, CA"],"affiliations":[{"raw_affiliation_string":"University of California, Riverside, Riverside, CA","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001290812","display_name":"Frank Vahid","orcid":"https://orcid.org/0000-0001-5416-0032"},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Frank Vahid","raw_affiliation_strings":["University of California, Riverside, Riverside, CA"],"affiliations":[{"raw_affiliation_string":"University of California, Riverside, Riverside, CA","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011464762","display_name":"Kees Vissers","orcid":"https://orcid.org/0000-0002-6249-315X"},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kees Vissers","raw_affiliation_strings":["University of California, Riverside, Riverside, CA"],"affiliations":[{"raw_affiliation_string":"University of California, Riverside, Riverside, CA","institution_ids":["https://openalex.org/I103635307"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5015269679"],"corresponding_institution_ids":["https://openalex.org/I103635307"],"apc_list":null,"apc_paid":null,"fwci":0.2578,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.57132228,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"271","last_page":"271"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8778159618377686},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7857653498649597},{"id":"https://openalex.org/keywords/software-portability","display_name":"Software portability","score":0.7050932049751282},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6506688594818115},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6352014541625977},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.6013402938842773},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5895691514015198},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.45512861013412476},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4401167333126068},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.4250108301639557},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1976187825202942}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8778159618377686},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7857653498649597},{"id":"https://openalex.org/C63000827","wikidata":"https://www.wikidata.org/wiki/Q3080428","display_name":"Software portability","level":2,"score":0.7050932049751282},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6506688594818115},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6352014541625977},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.6013402938842773},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5895691514015198},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.45512861013412476},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4401167333126068},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.4250108301639557},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1976187825202942},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1046192.1046247","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1046192.1046247","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2128640905","https://openalex.org/W2011460173","https://openalex.org/W2021092055","https://openalex.org/W3004362061","https://openalex.org/W2364622490","https://openalex.org/W2042515040","https://openalex.org/W2055757880","https://openalex.org/W2383986884","https://openalex.org/W2356141508","https://openalex.org/W4297665406"],"abstract_inverted_index":{"Just-in-time":[0],"(JIT)":[1],"compilation":[2],"has":[3],"been":[4],"used":[5],"in":[6,126,153,159,180,221,243],"many":[7],"applications":[8,179],"to":[9,14,35,46,51,113,169,174,198,233,240,245],"enable":[10],"standard":[11,32,70],"software":[12,22],"binaries":[13],"execute":[15],"on":[16,73,91],"different":[17],"underlying":[18],"processor":[19],"architectures,":[20],"yielding":[21],"portability":[23,38,183],"benefits.":[24],"We":[25,121],"previously":[26],"introduced":[27],"the":[28,48,69,101,105,130,143,164,171,175,190,212,222,226,231,247],"concept":[29],"of":[30,60,103,193,205,207,215],"a":[31,43,74,87,110,114,118,133,150,156,186,200,235],"hardware":[33,49,71,160,182],"binary":[34,50,72],"achieve":[36],"similar":[37],"benefits":[39],"for":[40,81,96,163],"hardware,":[41],"using":[42],"JIT":[44,55,82],"compiler":[45,56],"compile":[47],"an":[52],"FPGA.":[53,120,146,177],"Our":[54,147],"includes":[57],"lean":[58],"versions":[59],"technology":[61],"mapping,":[62],"placement,":[63],"and":[64,137,155],"routing":[65],"algorithms":[66],"that":[67],"implement":[68,199],"simple":[75,106,124],"custom":[76,88],"FPGA":[77,89,107,116,166,202,237],"fabric":[78,90,108,125,131],"designed":[79],"specifically":[80],"compilation.":[83],"While":[84],"directly":[85,173],"implementing":[86,104],"silicon":[92],"may":[93],"be":[94],"feasible":[95],"some":[97],"applications,":[98],"we":[99],"investigated":[100],"option":[102],"as":[109,218],"circuit":[111],"mapped":[112,138],"physical":[115,176,241],"-":[117],"virtual":[119,145,165,201,236],"described":[122],"our":[123],"structural":[127],"VHDL,":[128],"synthesized":[129],"onto":[132,142],"Xilinx":[134],"Spartan-IIE":[135],"FPGA,":[136],"18":[139],"benchmark":[140],"circuits":[141,172],"resulting":[144],"results":[148],"show":[149],"6X":[151],"decrease":[152],"performance":[154],"100X":[157],"increase":[158],"resource":[161],"usage":[162],"approach":[167,238],"compared":[168],"mapping":[170],"For":[178],"which":[181],"is":[184],"essential,":[185],"designer":[187],"could":[188],"leverage":[189],"large":[191,227],"capacity":[192],"current":[194],"commercially":[195],"available":[196],"FPGAs":[197,219],"with":[203],"tens":[204],"thousands":[206],"configurable":[208,216],"gates,":[209],"providing":[210],"about":[211],"same":[213],"amount":[214],"logic":[217],"produced":[220],"mid":[223],"1990s.":[224],"Nevertheless,":[225],"overheads":[228],"clearly":[229],"indicate":[230],"need":[232],"develop":[234],"tuned":[239],"fabrics":[242],"order":[244],"reduce":[246],"overhead.":[248]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}