{"id":"https://openalex.org/W1971558019","doi":"https://doi.org/10.1145/1046192.1046244","title":"3D-SoftChip","display_name":"3D-SoftChip","publication_year":2005,"publication_date":"2005-02-20","ids":{"openalex":"https://openalex.org/W1971558019","doi":"https://doi.org/10.1145/1046192.1046244","mag":"1971558019"},"language":"en","primary_location":{"id":"doi:10.1145/1046192.1046244","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1046192.1046244","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100741246","display_name":"Chul Kim","orcid":"https://orcid.org/0000-0002-2927-5740"},"institutions":[{"id":"https://openalex.org/I12079687","display_name":"Edith Cowan University","ror":"https://ror.org/05jhnwe22","country_code":"AU","type":"education","lineage":["https://openalex.org/I12079687"]}],"countries":["AU"],"is_corresponding":true,"raw_author_name":"Chul Kim","raw_affiliation_strings":["Edith Cowan University, Joondalup, Australia","Edith Cowan University , Joondalup, Australia"],"affiliations":[{"raw_affiliation_string":"Edith Cowan University, Joondalup, Australia","institution_ids":["https://openalex.org/I12079687"]},{"raw_affiliation_string":"Edith Cowan University , Joondalup, Australia","institution_ids":["https://openalex.org/I12079687"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111473782","display_name":"Alex Rassau","orcid":null},"institutions":[{"id":"https://openalex.org/I12079687","display_name":"Edith Cowan University","ror":"https://ror.org/05jhnwe22","country_code":"AU","type":"education","lineage":["https://openalex.org/I12079687"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Alex Rassau","raw_affiliation_strings":["Edith Cowan University, Joondalup, Australia","Edith Cowan University , Joondalup, Australia"],"affiliations":[{"raw_affiliation_string":"Edith Cowan University, Joondalup, Australia","institution_ids":["https://openalex.org/I12079687"]},{"raw_affiliation_string":"Edith Cowan University , Joondalup, Australia","institution_ids":["https://openalex.org/I12079687"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062272412","display_name":"Mike Myung-Ok Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I159299179","display_name":"Dongshin University","ror":"https://ror.org/01thhk923","country_code":"KR","type":"education","lineage":["https://openalex.org/I159299179"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Mike Myung-Ok Lee","raw_affiliation_strings":["Dongshin University, Republic of Korea","Dongshin University, Republic of Korea#TAB#"],"affiliations":[{"raw_affiliation_string":"Dongshin University, Republic of Korea","institution_ids":["https://openalex.org/I159299179"]},{"raw_affiliation_string":"Dongshin University, Republic of Korea#TAB#","institution_ids":["https://openalex.org/I159299179"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100741246"],"corresponding_institution_ids":["https://openalex.org/I12079687"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13318496,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"270","last_page":"270"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9876999855041504,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9876999855041504,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9871000051498413,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9818000197410583,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7868722677230835},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.6424366235733032},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.6280028820037842},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5895199775695801},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4962535500526428},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4917280972003937},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.49023109674453735},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4702179431915283},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.45185816287994385},{"id":"https://openalex.org/keywords/system-bus","display_name":"System bus","score":0.44521835446357727},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.43466916680336},{"id":"https://openalex.org/keywords/direct-memory-access","display_name":"Direct memory access","score":0.41883713006973267},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.20272651314735413},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2014668583869934},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.11775451898574829}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7868722677230835},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.6424366235733032},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.6280028820037842},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5895199775695801},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4962535500526428},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4917280972003937},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.49023109674453735},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4702179431915283},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.45185816287994385},{"id":"https://openalex.org/C136321198","wikidata":"https://www.wikidata.org/wiki/Q2377054","display_name":"System bus","level":2,"score":0.44521835446357727},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.43466916680336},{"id":"https://openalex.org/C37724790","wikidata":"https://www.wikidata.org/wiki/Q210813","display_name":"Direct memory access","level":3,"score":0.41883713006973267},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.20272651314735413},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2014668583869934},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.11775451898574829},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C2776175482","wikidata":"https://www.wikidata.org/wiki/Q1195816","display_name":"Transfer (computing)","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1046192.1046244","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1046192.1046244","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.46000000834465027}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2365474106","https://openalex.org/W2052474397","https://openalex.org/W2602842099","https://openalex.org/W2386568907","https://openalex.org/W2184185181","https://openalex.org/W94638736","https://openalex.org/W1751300046","https://openalex.org/W2031982656","https://openalex.org/W2387594475","https://openalex.org/W2575994817"],"abstract_inverted_index":{"This":[0,12,88],"paper":[1,89],"introduces":[2,90],"a":[3,15,65,82,102],"novel":[4],"3-Dimensional":[5],"(3D)":[6],"vertically":[7],"integrated":[8],"adaptive":[9],"computing":[10,105],"system.":[11],"3D-SoftChip":[13],"is":[14,50],"combination":[16],"of":[17,28,53],"state-of-the-art":[18],"processing":[19,55,100],"and":[20,35,97,107,112],"interconnection":[21],"technology.":[22],"It":[23],"comprises":[24,64],"the":[25,59,91,109],"vertical":[26],"integration":[27],"two":[29],"chips":[30],"(a":[31],"Configurable":[32,38,46,61],"Array":[33,47],"Processor":[34,48],"an":[36,51],"Intelligent":[37,60],"Switch)":[39],"through":[40],"indium":[41],"bump":[42],"3D":[43],"interconnections.":[44],"The":[45],"(CAP)":[49],"array":[52],"heterogeneous":[54],"elements":[56],"(PEs)":[57],"while":[58],"Switch":[62],"(ICS)":[63],"switch":[66],"block,":[67],"32-bit":[68],"dedicated":[69],"RISC":[70],"processor":[71],"for":[72,94],"control,":[73],"on-chip":[74],"program/data":[75],"memory,":[76],"data":[77],"frame":[78],"buffer":[79],"along":[80],"with":[81],"Direct":[83],"Memory":[84],"Access":[85],"(DMA)":[86],"controller.":[87],"3D-Softchip":[92],"architecture":[93],"real-time":[95],"communication":[96],"multimedia":[98],"signal":[99],"as":[101],"next":[103],"generation":[104],"system":[106],"describes":[108],"HW/SW":[110],"codesign":[111],"verification":[113],"methodology":[114],"using":[115],"SystemC.":[116]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}