{"id":"https://openalex.org/W2000398672","doi":"https://doi.org/10.1145/1046192.1046241","title":"Exploration of heterogeneous reconfigurable architectures (abstract only)","display_name":"Exploration of heterogeneous reconfigurable architectures (abstract only)","publication_year":2005,"publication_date":"2005-02-20","ids":{"openalex":"https://openalex.org/W2000398672","doi":"https://doi.org/10.1145/1046192.1046241","mag":"2000398672"},"language":"en","primary_location":{"id":"doi:10.1145/1046192.1046241","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1046192.1046241","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045144421","display_name":"Alastair Smith","orcid":"https://orcid.org/0000-0002-5291-1442"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Alastair M. Smith","raw_affiliation_strings":["Imperial College, London, United Kingdom"],"affiliations":[{"raw_affiliation_string":"Imperial College, London, United Kingdom","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029829952","display_name":"George A. Constantinides","orcid":"https://orcid.org/0000-0002-0201-310X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"George A. Constantinides","raw_affiliation_strings":["Imperial College, London, United Kingdom"],"affiliations":[{"raw_affiliation_string":"Imperial College, London, United Kingdom","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091532722","display_name":"Peter Y. K. Cheung","orcid":"https://orcid.org/0000-0002-8236-1816"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Peter Y. K. Cheung","raw_affiliation_strings":["Imperial College, London, United Kingdom"],"affiliations":[{"raw_affiliation_string":"Imperial College, London, United Kingdom","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5045144421"],"corresponding_institution_ids":["https://openalex.org/I47508984"],"apc_list":null,"apc_paid":null,"fwci":0.2578,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.56792092,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"268","last_page":"268"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.8846272230148315},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7518972754478455},{"id":"https://openalex.org/keywords/granularity","display_name":"Granularity","score":0.7504925727844238},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.7487378716468811},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7197908163070679},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.632029116153717},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5866514444351196},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5854685306549072},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5484548211097717},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.47133803367614746},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.45609840750694275},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4553251266479492},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.4364153742790222},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.424164354801178},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3933351933956146},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10547485947608948},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08158880472183228},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07722574472427368}],"concepts":[{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.8846272230148315},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7518972754478455},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.7504925727844238},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.7487378716468811},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7197908163070679},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.632029116153717},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5866514444351196},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5854685306549072},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5484548211097717},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.47133803367614746},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.45609840750694275},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4553251266479492},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.4364153742790222},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.424164354801178},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3933351933956146},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10547485947608948},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08158880472183228},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07722574472427368},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1046192.1046241","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1046192.1046241","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5099999904632568,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2544043553","https://openalex.org/W2546284597","https://openalex.org/W2348562861","https://openalex.org/W2540393334","https://openalex.org/W1983570530","https://openalex.org/W2390042878","https://openalex.org/W2062932566","https://openalex.org/W2271847574","https://openalex.org/W2746234147","https://openalex.org/W2085828379"],"abstract_inverted_index":{"The":[0,24,51,146,160],"purpose":[1],"of":[2,12,16,31,37,45,67,90,94,171,193],"this":[3,32,99],"paper":[4,100],"is":[5,53,103,120,149,180],"to":[6,54,70,122,165,182],"detail":[7],"the":[8,29,35,56,95,101,153,185,190,194],"method":[9],"and":[10,109,158],"findings":[11],"an":[13,38,64],"architectural":[14],"exploration":[15],"mixed":[17],"granularity":[18],"field":[19],"programmable":[20],"gate":[21],"arrays":[22],"(FPGAs).":[23],"work":[25],"carried":[26],"out":[27],"for":[28],"purposes":[30],"study":[33],"involves":[34],"creation":[36],"analytical":[39],"framework":[40],"within":[41,73],"which":[42],"a":[43,74,106,141,177],"set":[44,66],"benchmark":[46,60,96],"circuits":[47,61],"can":[48],"be":[49,71,88,123],"studied.":[50],"idea":[52],"maximise":[55],"performance":[57],"over":[58],"all":[59],"by":[62,126,131,151,189],"choosing":[63],"optimal":[65],"silicon":[68],"cores":[69,85],"placed":[72],"given":[75],"area":[76],"constraint.":[77],"When":[78],"connected":[79],"with":[80,168],"flexible":[81],"configurable":[82],"routing,":[83],"these":[84],"should":[86],"together":[87],"capable":[89],"performing":[91],"any":[92],"one":[93],"circuits.":[97],"In":[98],"problem":[102],"cast":[104],"as":[105,137],"formal":[107],"optimisation,":[108],"solved":[110],"using":[111,132],"existing":[112],"optimisation":[113],"tools.":[114],"Any":[115],"multiplication":[116],"or":[117,130],"memory":[118],"operation":[119],"allowed":[121],"implemented":[124],"either":[125],"configuring":[127],"fine-grain":[128],"resources,":[129],"specialised":[133],"functional":[134,172],"units":[135,173],"such":[136],"those":[138],"found":[139],"in":[140,175],"Xilinx":[142],"Virtex":[143],"2":[144],"FPGA.":[145],"design":[147],"space":[148],"explored":[150],"examining":[152],"tradeoffs":[154],"between":[155],"area,":[156],"speed":[157],"flexibility.":[159],"architectures":[161,167],"generated":[162],"are":[163,187],"contrasted":[164],"commercial":[166],"fixed":[169],"ratios":[170],"and,":[174],"addition,":[176],"sensitivity":[178],"analysis":[179],"performed":[181],"see":[183],"how":[184],"results":[186],"affected":[188],"archtectural":[191],"parameters":[192],"problem.":[195]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}