{"id":"https://openalex.org/W1995512071","doi":"https://doi.org/10.1145/1046192.1046235","title":"Architecture Adaptive Routability-Driven Placement for FPGAs (abstract only)","display_name":"Architecture Adaptive Routability-Driven Placement for FPGAs (abstract only)","publication_year":2005,"publication_date":"2005-02-20","ids":{"openalex":"https://openalex.org/W1995512071","doi":"https://doi.org/10.1145/1046192.1046235","mag":"1995512071"},"language":"en","primary_location":{"id":"doi:10.1145/1046192.1046235","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1046192.1046235","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102963360","display_name":"Akshay Sharma","orcid":"https://orcid.org/0000-0003-4896-8726"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Akshay Sharma","raw_affiliation_strings":["University of Washington, Seattle, WA","University Of Washington (Seattle, WA)"],"affiliations":[{"raw_affiliation_string":"University of Washington, Seattle, WA","institution_ids":["https://openalex.org/I201448701"]},{"raw_affiliation_string":"University Of Washington (Seattle, WA)","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032101034","display_name":"Carl Ebeling","orcid":"https://orcid.org/0000-0001-5032-3615"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Carl Ebeling","raw_affiliation_strings":["University of Washington, Seattle, WA","University Of Washington (Seattle, WA)"],"affiliations":[{"raw_affiliation_string":"University of Washington, Seattle, WA","institution_ids":["https://openalex.org/I201448701"]},{"raw_affiliation_string":"University Of Washington (Seattle, WA)","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003894282","display_name":"Scott Hauck","orcid":"https://orcid.org/0000-0001-9516-0311"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Scott Hauck","raw_affiliation_strings":["University of Washington, Seattle, WA","University Of Washington (Seattle, WA)"],"affiliations":[{"raw_affiliation_string":"University of Washington, Seattle, WA","institution_ids":["https://openalex.org/I201448701"]},{"raw_affiliation_string":"University Of Washington (Seattle, WA)","institution_ids":["https://openalex.org/I201448701"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5102963360"],"corresponding_institution_ids":["https://openalex.org/I201448701"],"apc_list":null,"apc_paid":null,"fwci":2.4898,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.88690321,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"266","last_page":"266"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8595936894416809},{"id":"https://openalex.org/keywords/adaptability","display_name":"Adaptability","score":0.7190390825271606},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6373030543327332},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5901281833648682},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5375895500183105},{"id":"https://openalex.org/keywords/independence","display_name":"Independence (probability theory)","score":0.5238359570503235},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.5198274254798889},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.4817826449871063},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4735756814479828},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.4361996054649353},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4257645010948181},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40782228112220764},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2780727744102478},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.11004835367202759},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09339502453804016},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.07789260149002075}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8595936894416809},{"id":"https://openalex.org/C177606310","wikidata":"https://www.wikidata.org/wiki/Q5674297","display_name":"Adaptability","level":2,"score":0.7190390825271606},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6373030543327332},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5901281833648682},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5375895500183105},{"id":"https://openalex.org/C35651441","wikidata":"https://www.wikidata.org/wiki/Q625303","display_name":"Independence (probability theory)","level":2,"score":0.5238359570503235},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.5198274254798889},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.4817826449871063},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4735756814479828},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.4361996054649353},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4257645010948181},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40782228112220764},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2780727744102478},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.11004835367202759},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09339502453804016},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.07789260149002075},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1046192.1046235","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1046192.1046235","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2357124094","https://openalex.org/W3183044703","https://openalex.org/W1968931833","https://openalex.org/W4245174233","https://openalex.org/W2122425352","https://openalex.org/W108855261","https://openalex.org/W2098132017","https://openalex.org/W4244167835","https://openalex.org/W2031837447","https://openalex.org/W2007503867"],"abstract_inverted_index":{"Current":[0],"FPGA":[1,57,85,100,143],"placement":[2,9,24,58,79],"algorithms":[3],"estimate":[4],"the":[5,50,65,105,114,123],"routability":[6,18],"of":[7,15,32,46,52,64,90,104,113,116],"a":[8,30,53,69,76],"using":[10,16],"architecture-specific":[11,17],"metrics.":[12],"The":[13,44,62,88,102],"shortcoming":[14],"estimates":[19],"is":[20,27,49,68,110],"limited":[21],"adaptability.":[22],"A":[23],"algorithm":[25,59,67,80],"that":[26,73,134],"targeted":[28],"to":[29,41,96],"class":[31],"architecturally":[33],"similar":[34],"FPGAs":[35],"may":[36],"not":[37],"be":[38],"easily":[39],"adapted":[40],"other":[42],"architectures.":[43,101,144],"subject":[45],"this":[47],"paper":[48],"development":[51],"routability-driven":[54],"architecture":[55,83],"adaptive":[56,84],"called":[60],"Independence.":[61],"core":[63],"Independence":[66,109,135],"simultaneous":[70],"place-and-route":[71,128],"approach":[72],"tightly":[74],"couples":[75],"simulated":[77],"annealing":[78],"with":[81],"an":[82],"router":[86],"(Pathfinder).":[87],"results":[89,132],"our":[91,131],"experiments":[92],"demonstrate":[93],"Independence's":[94],"adaptability":[95],"island-style":[97,142],"and":[98,119],"hierarchical":[99],"quality":[103,115],"placements":[106,118,124,139],"produced":[107,125],"by":[108,126],"within":[111],"5%":[112],"VPR's":[117],"17%":[120],"better":[121],"than":[122],"HSRA's":[127],"tool.":[129],"Further,":[130],"show":[133],"produces":[136],"clearly":[137],"superior":[138],"on":[140],"routing-poor":[141]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}