{"id":"https://openalex.org/W2062885225","doi":"https://doi.org/10.1145/1046192.1046234","title":"Time-multiplexed execution on the dynamically reconfigurable processor","display_name":"Time-multiplexed execution on the dynamically reconfigurable processor","publication_year":2005,"publication_date":"2005-02-20","ids":{"openalex":"https://openalex.org/W2062885225","doi":"https://doi.org/10.1145/1046192.1046234","mag":"2062885225"},"language":"en","primary_location":{"id":"doi:10.1145/1046192.1046234","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1046192.1046234","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061656163","display_name":"Yohei Hasegawa","orcid":"https://orcid.org/0000-0001-9298-3830"},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Yohei Hasegawa","raw_affiliation_strings":["Keio University, Yokohama, Kanagawa, Japan"],"affiliations":[{"raw_affiliation_string":"Keio University, Yokohama, Kanagawa, Japan","institution_ids":["https://openalex.org/I203951103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103495285","display_name":"Shohei Abe","orcid":null},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shohei Abe","raw_affiliation_strings":["Keio University, Yokohama, Kanagawa, Japan"],"affiliations":[{"raw_affiliation_string":"Keio University, Yokohama, Kanagawa, Japan","institution_ids":["https://openalex.org/I203951103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113796189","display_name":"Katsuaki Deguchi","orcid":null},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Katsuaki Deguchi","raw_affiliation_strings":["Keio University, Yokohama, Kanagawa, Japan"],"affiliations":[{"raw_affiliation_string":"Keio University, Yokohama, Kanagawa, Japan","institution_ids":["https://openalex.org/I203951103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110520977","display_name":"Masayasu Suzuki","orcid":null},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masayasu Suzuki","raw_affiliation_strings":["Keio University, Yokohama, Kanagawa, Japan"],"affiliations":[{"raw_affiliation_string":"Keio University, Yokohama, Kanagawa, Japan","institution_ids":["https://openalex.org/I203951103"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113742339","display_name":"Hideharu Amano","orcid":null},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hideharu Amano","raw_affiliation_strings":["Keio University, Yokohama, Kanagawa, Japan"],"affiliations":[{"raw_affiliation_string":"Keio University, Yokohama, Kanagawa, Japan","institution_ids":["https://openalex.org/I203951103"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5061656163"],"corresponding_institution_ids":["https://openalex.org/I203951103"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14466412,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"265","last_page":"265"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.814376950263977},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.723873496055603},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.559083878993988},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5038191676139832},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.49752166867256165},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4299760162830353},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.42377564311027527},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4120980203151703},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3617398738861084},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3598642349243164},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12279987335205078}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.814376950263977},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.723873496055603},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.559083878993988},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5038191676139832},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.49752166867256165},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4299760162830353},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.42377564311027527},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4120980203151703},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3617398738861084},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3598642349243164},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12279987335205078},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1046192.1046234","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1046192.1046234","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2301151507","https://openalex.org/W2170936907","https://openalex.org/W2380800843","https://openalex.org/W2140328095","https://openalex.org/W77471018","https://openalex.org/W3150987667","https://openalex.org/W1852321729","https://openalex.org/W2802530065","https://openalex.org/W1527923678","https://openalex.org/W2258948885"],"abstract_inverted_index":{"Dynamically":[0],"Reconfigurable":[1],"Processor":[2],"(DRP)":[3],"developed":[4],"by":[5],"NEC":[6],"Electronics":[7],"is":[8,46,70],"a":[9,16],"coarse":[10],"grain":[11],"reconfigurable":[12],"processor":[13],"that":[14,89,104],"selects":[15],"data":[17],"path":[18],"from":[19],"the":[20,61,68,73,76,90,94,106],"on-chip":[21],"repository":[22],"of":[23,39,67,75,105],"sixteen":[24],"circuit":[25],"configurations,":[26],"or":[27],"contexts,":[28],"to":[29,42,100],"implement":[30],"different":[31],"logic":[32],"on":[33,49],"one":[34],"single":[35],"DRP":[36],"chip.The":[37],"impact":[38],"time-multiplexed":[40,91,109],"execution":[41,92],"performance":[43,81,95],"and":[44,78,82],"cost":[45,83,97],"analyzed":[47],"based":[48],"real":[50],"designs":[51],"including":[52],"an":[53],"IPsec":[54],"router.":[55],"The":[56],"Parallelism":[57],"Diagram":[58],"which":[59],"shows":[60],"required":[62],"PEs":[63],"in":[64],"each":[65],"step":[66],"algorithm":[69],"introduced":[71],"as":[72],"basis":[74],"analysis,":[77],"models":[79],"for":[80],"are":[84],"shown.":[85],"Evaluation":[86],"results":[87],"show":[88],"improves":[93],"per":[96],"around":[98],"4.5":[99],"14":[101],"times":[102],"than":[103],"case":[107],"without":[108],"execution.":[110]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}