{"id":"https://openalex.org/W2054338840","doi":"https://doi.org/10.1145/1046192.1046229","title":"3D FPGAs","display_name":"3D FPGAs","publication_year":2005,"publication_date":"2005-02-20","ids":{"openalex":"https://openalex.org/W2054338840","doi":"https://doi.org/10.1145/1046192.1046229","mag":"2054338840"},"language":"en","primary_location":{"id":"doi:10.1145/1046192.1046229","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1046192.1046229","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086561910","display_name":"Cristinel Ababei","orcid":"https://orcid.org/0000-0002-7609-5304"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Cristinel Ababei","raw_affiliation_strings":["University of Minnesota, Minneapolis, MN","University of Minnesota , Minneapolis, Mn"],"affiliations":[{"raw_affiliation_string":"University of Minnesota, Minneapolis, MN","institution_ids":["https://openalex.org/I130238516"]},{"raw_affiliation_string":"University of Minnesota , Minneapolis, Mn","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010898661","display_name":"Hushrav Mogal","orcid":null},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hushrav Mogal","raw_affiliation_strings":["University of Minnesota, Minneapolis, MN","University of Minnesota , Minneapolis, Mn"],"affiliations":[{"raw_affiliation_string":"University of Minnesota, Minneapolis, MN","institution_ids":["https://openalex.org/I130238516"]},{"raw_affiliation_string":"University of Minnesota , Minneapolis, Mn","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013257804","display_name":"Kia Bazargan","orcid":"https://orcid.org/0000-0003-3624-7366"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kia Bazargan","raw_affiliation_strings":["University of Minnesota, Minneapolis, MN","University of Minnesota , Minneapolis, Mn"],"affiliations":[{"raw_affiliation_string":"University of Minnesota, Minneapolis, MN","institution_ids":["https://openalex.org/I130238516"]},{"raw_affiliation_string":"University of Minnesota , Minneapolis, Mn","institution_ids":["https://openalex.org/I130238516"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5086561910"],"corresponding_institution_ids":["https://openalex.org/I130238516"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14221939,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"263","last_page":"263"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9883000254631042,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.978600025177002,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7689684629440308},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.6622401475906372},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6200160384178162},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6165798902511597},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.6087867021560669},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5176311135292053},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.47205692529678345},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.45331716537475586},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.43659672141075134},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.43250060081481934},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.1966279149055481}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7689684629440308},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.6622401475906372},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6200160384178162},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6165798902511597},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.6087867021560669},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5176311135292053},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.47205692529678345},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.45331716537475586},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.43659672141075134},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.43250060081481934},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.1966279149055481},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1046192.1046229","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1046192.1046229","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2365474106","https://openalex.org/W2602842099","https://openalex.org/W1581055755","https://openalex.org/W2102117846","https://openalex.org/W2132074508","https://openalex.org/W4256613086","https://openalex.org/W2149449165","https://openalex.org/W2547475129","https://openalex.org/W2362654847","https://openalex.org/W2119788505"],"abstract_inverted_index":{"This":[0,12,88],"paper":[1,89,109],"introduces":[2,90],"a":[3,15,65,82,102],"novel":[4],"3-Dimensional":[5],"(3D)":[6],"vertically":[7],"integrated":[8],"adaptive":[9],"computing":[10,106],"system.":[11,107],"3D-SoftChip":[13,128],"is":[14,50],"combination":[16],"of":[17,28,53,127],"state-of-the-art":[18],"processing":[19,55,100],"and":[20,35,97,116,124],"interconnection":[21],"technology.":[22],"It":[23],"comprises":[24,64],"the":[25,59,91,112,135,140],"vertical":[26],"integration":[27],"two":[29],"chips":[30],"(a":[31],"Configurable":[32,38,46,61],"Array":[33,47],"Processor":[34,48],"an":[36,51],"Intelligent":[37,60],"Switch)":[39],"through":[40],"indium":[41],"bump":[42],"3D":[43],"interconnections.":[44],"The":[45,108],"(CAP)":[49],"array":[52],"heterogeneous":[54],"elements":[56],"(PEs)":[57],"while":[58],"Switch":[62],"(ICS)":[63],"switch":[66],"block,":[67],"32-bit":[68],"dedicated":[69],"RISC":[70],"processor":[71],"for":[72,94],"control,":[73],"on-chip":[74],"program/data":[75],"memory,":[76],"data":[77],"frame":[78],"buffer":[79],"along":[80],"with":[81],"Direct":[83],"Memory":[84],"Access":[85],"(DMA)":[86],"controller.":[87],"3D-Softchip":[92],"architecture":[93,125],"real-time":[95],"communication":[96],"multimedia":[98],"signal":[99],"as":[101],"next":[103],"gene!":[104],"ration":[105],"further":[110],"describes":[111],"up-to-date":[113],"HW/SW":[114],"co-design":[115],"verification":[117],"methodology":[118],"including":[119],"high":[120],"level":[121],"system":[122],"modeling":[123],"exploration":[126],"using":[129],"SystemC":[130],"in":[131,139],"order":[132],"to":[133],"determine":[134],"optimum":[136],"hardware":[137],"specification":[138],"early":[141],"design":[142],"stage.":[143]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}