{"id":"https://openalex.org/W2049157556","doi":"https://doi.org/10.1145/1046192.1046228","title":"A New Universal Test Pattern Auto-generating Approach for FPGA Logic Resources (abstract only)","display_name":"A New Universal Test Pattern Auto-generating Approach for FPGA Logic Resources (abstract only)","publication_year":2005,"publication_date":"2005-02-20","ids":{"openalex":"https://openalex.org/W2049157556","doi":"https://doi.org/10.1145/1046192.1046228","mag":"2049157556"},"language":"en","primary_location":{"id":"doi:10.1145/1046192.1046228","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1046192.1046228","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063208734","display_name":"Yirong OuYang","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yirong OuYang","raw_affiliation_strings":["Fudan University, Shanghai, China","Fudan University Shanghai, China#TAB#"],"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"Fudan University Shanghai, China#TAB#","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108582576","display_name":"Jiarong Tong","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiarong Tong","raw_affiliation_strings":["Fudan University, Shanghai, China","Fudan University Shanghai, China#TAB#"],"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"Fudan University Shanghai, China#TAB#","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5063208734"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14717697,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"263","last_page":"263"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.7981606721878052},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7938379645347595},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7513779997825623},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5822486281394958},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5509148240089417},{"id":"https://openalex.org/keywords/greedy-algorithm","display_name":"Greedy algorithm","score":0.5209356546401978},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.45752984285354614},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4260944426059723},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4190467596054077},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.41792696714401245},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3644030690193176},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22646906971931458},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13706359267234802},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09142547845840454},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.07985308766365051}],"concepts":[{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.7981606721878052},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7938379645347595},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7513779997825623},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5822486281394958},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5509148240089417},{"id":"https://openalex.org/C51823790","wikidata":"https://www.wikidata.org/wiki/Q504353","display_name":"Greedy algorithm","level":2,"score":0.5209356546401978},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.45752984285354614},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4260944426059723},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4190467596054077},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.41792696714401245},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3644030690193176},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22646906971931458},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13706359267234802},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09142547845840454},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.07985308766365051},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1046192.1046228","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1046192.1046228","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2091833418","https://openalex.org/W2913077774","https://openalex.org/W4256030018","https://openalex.org/W2145089576","https://openalex.org/W2021253405","https://openalex.org/W1986228509","https://openalex.org/W2147400189","https://openalex.org/W1600468096","https://openalex.org/W2340957901","https://openalex.org/W1991935474"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,14,20,37,41,73],"new":[4,15,21,79,118],"universal":[5],"test":[6,27,69,85,90,108,114],"approach":[7,119,134],"for":[8,95],"FPGA":[9,22,97],"logic":[10],"resources.":[11],"It":[12,129],"includes":[13],"greedy":[16,57],"configuration-generating":[17,58],"algorithm,":[18,59],"and":[19,40,92,110],"Configurable":[23],"Logic":[24],"Block":[25],"(CLB)":[26],"model.":[28],"The":[29],"model":[30],"is":[31,120],"based":[32],"on":[33],"two":[34],"directed":[35],"graphs:":[36],"structure":[38],"graph":[39],"configuration":[42],"graph,":[43],"which":[44],"convey":[45],"the":[46,50,56,61,66,100,111,117,133],"important":[47],"information":[48],"from":[49,116,126],"CLB":[51],"gate":[52],"level":[53],"circuit":[54],"to":[55,71],"so":[60],"algorithm":[62],"can":[63,82,135],"generate":[64],"minimum":[65],"number":[67],"of":[68,140],"configurations":[70],"achieve":[72],"given":[74],"fault":[75,93],"coverage.":[76],"With":[77],"this":[78],"approach,":[80],"researchers":[81],"easily":[83],"get":[84],"patterns":[86],"optimized":[87],"both":[88],"in":[89],"time":[91],"coverage":[94],"different":[96,138],"architectures.":[98],"At":[99],"end,":[101],"we":[102],"compare":[103],"experiment":[104],"results":[105,112],"with":[106,137],"other":[107],"approaches,":[109],"show":[113],"pattern":[115,125],"even":[121],"more":[122],"efficient":[123],"than":[124],"manual":[127],"optimization.":[128],"also":[130],"proves":[131],"that":[132],"deal":[136],"types":[139],"FPGAs":[141],"very":[142],"well.":[143]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}